SSTU32866EC-S NXP Semiconductors, SSTU32866EC-S Datasheet - Page 20
![](/photos/31/41/314104/sot536-1_sml.jpg)
SSTU32866EC-S
Manufacturer Part Number
SSTU32866EC-S
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SSTU32866EC-S.pdf
(29 pages)
Specifications of SSTU32866EC-S
Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Package Type
LFBGA
Propagation Delay Time
3ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
450(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant
Philips Semiconductors
9397 750 14181
Product data sheet
11.3 Error output load circuit and voltage measurement information
V
All input pulses are supplied by generators having the following characteristics:
PRR
Fig 20. Load circuit, error output measurements
Fig 21. Voltage waveforms, open-drain output LOW-to-HIGH transition time with respect to
Fig 22. Voltage waveforms, open-drain output HIGH-to-LOW transition time with respect
DD
= 1.8 V
(1) C
10 MHz; Z
RESET input.
to clock inputs
L
includes probe and jig capacitance.
0.1 V.
0
waveform 1
= 50 ; input slew rate = 1 V/ns
waveform 2
Rev. 02 — 11 November 2004
RESET
output
timing
inputs
output
LVCMOS
t
DUT
PLH
1.8 V DDR2 configurable registered buffer with parity
OUT
V
t
HL
V
ICR
CC
0.15 V
/2
V
CC
/2
C
L
= 10 pF
V
ICR
(1)
20 %, unless otherwise specified.
V
DD
R
test point
002aaa500
L
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
002aaa502
= 1 k
002aaa501
SSTU32866
V
V
V
V
0 V
V
0 V
CC
OL
i(p-p)
CC
OH
20 of 29