TMC2111AB2C1 Fairchild Semiconductor, TMC2111AB2C1 Datasheet - Page 3

• Manufacturer Part Number: TMC2111AB2C1
• Manufacturer: Fairchild Semiconductor

Specifications of TMC2111AB2C1

• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Package Type: CDIP
• Pin Count: 24
• Mounting: Through Hole
• Lead Free Status / RoHS Status: Not Compliant

PRODUCT SPECIFICATION
Pin Descriptions – TMC2011A
Pin Name
Power
V
GND
Data Inputs
DI
Data Outputs
DO
Controls
CLK
L
MC
3-0
DD
7-0
7-0
12,11,10,
13,14,15,
16,21,22,
19,20,6,5
9,4,3,2,1
23,24
DIP
18
17
7
8
Pin Number
10,5,4,3,2
14,13,12,
15,16,17,
18,26,27,
23,24,7,6
PLCC
21,22
28,1
20
8
9
Pin Function Description
Supply Voltage. The TMC2011A and operates from a single +5V supply.
All power and ground lines must be connected.
Ground. The TMC2011A operates from a single +5V supply. All power
and ground lines must be connected.
Data Input. Eight inputs are provided for the data, which pass through the
shift register unchanged. The eight inputs on the TMC2011A are divided
into two groups of four bits to allow mixed delay operation. The lengths of
these two groups are different when the Mode Control (MC) is HIGH (see
Table 1). When MC is LOW both groups have equal delays.
Data Output. The outputs of the shift register are delayed relative to the
input signals. The amount of the delay is programmable (see Table 1).
The outputs remain valid for a minimum of t
leading edge of CLK. This allow the data to be latched into circuits with
non-zero hold time requirements.
Master Clock. All inputs and outputs are synchronous and operate from a
single master clock. All operations occur on the rising edge of the master
clock.
Length Select. The length select input is used to determine the register
delay of the TMC2011A. This input is registered and affects the output t
after the clock edge after it is input to the device (see Timing Diagram).
Delay lengths are specified in Table 1.
Mode Control. The Mode Control is used to select the special 4-bit wide
split mode. When HIGH, the delay on DO
DO
eight bits have equal delays as specified by the length select.
3-0
have the delay specified by the length select. When MC is LOW, all
7-4
HO
is fixed at 18 stages, while
nanoseconds after the
TMC2011A/2111A
DO
3