ZT5515A-1BW Intel, ZT5515A-1BW Datasheet
ZT5515A-1BW
Specifications of ZT5515A-1BW
ZT5515A-1BW Summary of contents
Page 1
... Intel NetStructure Compute Processor Board Technical Product Specification June 2004 TM ZT 5515 Order Number: 273813-005 ...
Page 2
... Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. ...
Page 3
... Electrical and Environmental ................................................................................. 24 3.3 Memory Configuration ........................................................................................................25 3.4 I/O Configuration................................................................................................................. 27 3.5 Connectors ......................................................................................................................... 27 3.6 Switch Options ....................................................................................................................28 3.7 BIOS Configuration Overview ............................................................................................. 28 3.8 Operating System Installation ............................................................................................. 30 4 Configuration ............................................................................................................................... 31 4.1 Switch Options and Locations ............................................................................................31 ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Contents 3 ...
Page 4
... Using the Watchdog in an Application ................................................................................ 44 8.2.1 Watchdog Reset .................................................................................................... 44 8.2.1.1 Enabling the Watchdog Reset ............................................................... 44 8.2.1.2 Setting the Terminal Count .................................................................... 45 8.2.1.3 Strobing the Watchdog .......................................................................... 45 8.2.2 Watchdog NMI ....................................................................................................... 46 8.2.2.1 Chaining the ISRs .................................................................................. 46 8.2.2.2 Enabling the Watchdog NMI .................................................................. 47 ® 4 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 5
... Tables 1 Fault Current Limits ....................................................................................................................16 2 Electrical and Environmental ...................................................................................................... 24 3 Switch Cross-Reference Table ................................................................................................... 31 4 SW2-1 Status.............................................................................................................................. 33 5 SW2-2 Status.............................................................................................................................. 33 6 SW2-3 Status.............................................................................................................................. 33 7 SW2-4 Status.............................................................................................................................. 33 8 SW3-1 Status.............................................................................................................................. 34 9 SW3-2 Status.............................................................................................................................. 34 ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Contents 5 ...
Page 6
... SM Bus Enable (E6h) ................................................................................................................. 84 Revision History Date June 2004 June 2003 November 2002 November 2002 November 2002 ® 6 Intel NetStructure Revision Removed 2 Gbyte memory support due to lack of 005 manufacturers of single-stick 2-Gbyte SDRAM (DDR unregistered, unbuffered, ECC/non-ECC). 004 Updated warranty and customer support information. 003 ...
Page 7
... Document Organization This document describes the operation and use of the Intel Processor Board with a Mobile Intel computer designed to work as a modular component in a CompactPCI* system. The Mobile Intel ® Pentium 4 Processor-M is utilized in a micro FCPGA package along with dual Gigabit Ethernet controllers and the latest in memory and I/O technology to provide an inexpensive, yet fast and reliable PICMG 2 ...
Page 8
... Document Organization Appendix F, “Customer Support” Appendix G, “Agency Approvals” information for the ZT 5515. ® 8 Intel NetStructure provides technical and sales assistance information. presents UL, CE, and FCC agency approval and certification TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 9
... Though the ZT 5515 is highly integrated, its capabilities can be extended with optional boards available from Intel. Expansion boards are available to add CompactFlash* (Intel ZT 96080) in place of the hard drive and rear transition boards (Intel available to extend I/O access to the rear of a system. For more information about options and ...
Page 10
... Introduction Figure 1. ZT 5515 Faceplate ® 10 Intel NetStructure Ejector Handle PMC Video Ethernet USB CPU Reset Switch COM RS-232 Serial Port Reset LED Status LED Ejector Handle TM ZT 5515 Compute Processor Board Technical Product Specification IDE Activity LED Hotswap LED ...
Page 11
... CompactPCI Specification, PICMG 2.16, Version 1.0 compliant (see “CompactPCI”) • 6U single-slot CompactPCI form factor • Mobile Intel Pentium 4 Processor - M, micro FCPGA package ® • Intel 82845E MHC and ICH4 • Dual 10/100/1000 Mb/s Ethernet* (one available at the faceplate or both at the J3 backplane connector) • ...
Page 12
... PICMG* 2.0 compliant chassis without interfering with the CompactPCI bus. The ZT 5515 only uses the J1 and J2 connectors for power and IPMI signaling. ® 12 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 13
... It provides the features and bandwidth required for applied computing-usage models. The following is a list of features of the 845E chipset: • Designed, validated, and optimized for the Intel Pentium 4 processor and Mobile Intel Pentium 4 Processor - M with Intel building blocks • ...
Page 14
... Fault protection activates if the current exceeds the threshold for greater than 50µs. The ZT 5515's fault current limits are shown in the following table. Table 1. Fault Current Limits Power Source +5.0 V +3.3 V +12 V -12 V ® 14 Intel NetStructure “Memory Configuration” and “I/O Configuration” Minimum Maximum 10.0 A 15.0 A 9 ...
Page 15
... PMC interface is on PCI Bus 0 and uses a 32-bit 3.3V PCI bus. The ZT 5515A-1A does not have a primary IDE connector on-board nor a hard drive. In contrast, the ZT 5515B-1A does have an IDE connector and hard drive, but does not have a PMC site. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification 68). Appendix D contains a link to the datasheet for this device ...
Page 16
... Dual Ethernet Interfaces The ZT 5515 provides two 10/100/1000BaseTx Ethernet channels (ENET A and ENET B) through the Intel 82546EB Fast Gigabit Ethernet Multifunction PCI Controller. The 82546EB consists of both the Media Access Controller (MAC) and the physical layer (PHY) interface combined into a single component solution. One RJ-45 connector is available on the front panel faceplate and two Ethernet Channels can be directed to the rear connector at J3 (software selectable in the BIOS). See Section C.1.6, “ ...
Page 17
... Section D.3, “Intel 845E Chipset” on page 83 2.3.15 DMA Two cascaded 8237-style DMA controllers are provided on the ZT 5515 for use by the on-board peripherals. The ZT 5515's DMA controllers reside in the Intel ICH4 device. See Section D.3, “Intel 845E Chipset” on page 83 2.3.16 Real-Time Clock The real-time clock performs timekeeping functions and includes 256 bytes of general-purpose, battery-backed, CMOS RAM ...
Page 18
... Section D.3, “Intel 845E Chipset” on page 83 2.3.20 Baseboard Management Controller The ZT 5515 includes an Intel Baseboard Management Controller (BMC) chip, the VT22030A which interfaces to the LPC bus. The BMC provides SMBus (System Management Bus) interfaces and is IPMI (Intelligent Platform Management Interface) compliant. The BMC subsystem monitors, controls, and performs remote diagnostics for on- and off-board functions ...
Page 19
... Secondary channel IDE signals are available through the J5 Rear Panel I/O connector (see Table 26 on page See Chapter 7, “IDE Controller,” The ZT 5515’s IDE controller resides in the Intel ICH4 device. See Section D.3, “Intel 845E Chipset” on page 83 2.3.22 Floppy Disk Controller The ZT 5515 includes a 2 ...
Page 20
... Intel Website. The ZT 5515 is compatible with all major PC operating systems, including Microsoft* Windows* 2000, Linux*, and VxWorks*. Intel may provide additional drivers for Intel peripherals, flash drives, and for supported operating systems. Software device drivers for the ZT 5515 can be found on the Intel Website. ...
Page 21
... For proper operation, the ZT 5515 must run the AMI Embedded BIOS, revision C01 or P01 and later (P01-Pxx). The revision level is shown in the BIOS Identification string displayed during the Power On Self Test (POST). The revision level is the fourth field in the BIOS ID string. The Intel NetStructure Embedded BIOS Manual is available from Intel's Web site developer.intel.com/design/network/products/cbp/linecard.htm). ® ...
Page 22
... The ZT 5515 will not correctly terminate the PCI bus if used in a system master slot since it has no CompactPCI* bus. If you are planning on using the CompactPCI* bus then you should use a board that is a CompactPCI* master in the system master slot such as the Intel System Master Processor Board. ...
Page 23
... For example, a VxWorks operating system could be loaded into the upper 15 Mbyte and could be used as a boot device. Figure 3 shows example memory addressing for the ZT 5515. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification and Appendix B, “Thermal Considerations,” Getting Started for more details ...
Page 24
... PCI devices can fully utilize the address space from D00 - FFFFh, since subtractive decoding is used for the onboard ISA devices. ® 24 Intel NetStructure SYSTEM BIOS/Flash PCI PERIPHERALS SYSTEM MEMORY SYSTEM BIOS BIOS EXTENSION VGA BIOS VGA DISPLAY MEMORY LOCAL DRAM ...
Page 25
... I/O peripheral devices. The I/O address location for each peripheral is shown in Figure 4 above. 3.5 Connectors The ZT 5515 includes several connectors to interface to application-specific devices. Refer to Section A.3.2, “Connectors” on page 62 ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification F0 - FFh Coprocessor E6 - EFh Reserved E1 - E5h ZT 5515 System Registers 1-5 E0Fh ...
Page 26
... BIOS Configuration Overview This topic presents an introduction to the ZT 5515’s BIOS. For more detailed information about the BIOS and other utilities, see the Intel NetStructure Embedded BIOS Manual available on the Intel Website. The BIOS has many separately configurable features. These features are selected by running the built-in Setup utility ...
Page 27
... Secondary Master Secondary Slave Flash Drive Console Redirection Keyboard Features System Memory: Extended Memory: F1 Help ESC Exit ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification BIOS Setup Utility Power Boot Diagnostics Exit [13:11:02] [10/23/01] [1.44/1.25MB 3½"] [3242 MB] [None] ...
Page 28
... Proceed with the OS installation as directed, being sure to select appropriate device types if prompted. Refer to the appropriate hardware manuals for specific device types and compatibility modes of Intel products. OS installation guides for validated operating systems are provided on the ZT 5515 support website under “Installation Guides.” ...
Page 29
... User Software Configuration 1 SW4-3 Console Redirection SW4-4 BMC dual domain mode SW5 Ejector ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Section 3.7, “BIOS Configuration Overview” on page Figure 6, “Default Switch Configuration” on page Function Configuration 4 26). Some options 30 ...
Page 30
... Switch Descriptions The following topics list the switches in numerical order and provide a detailed description of each switch. 4.2.1 SW1 (Reset) SW1 is a push-button on the front of the ZT 5515. Pressing SW1 issues a hard reset. Reset is discussed in more detail in ® 30 Intel NetStructure SW1 SW3 Chapter 5, “ ...
Page 31
... Closing this switch will clear the system CMOS. This switch is connected to GPIO35 of ICH4. Table 7. SW2-4 Status SW2-4 Open (Default) Closed ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification for the Switch Monitor Register (E3h) definition. Function Function CMOS Real Time Clock CMOS Real Time Clock ...
Page 32
... VGA signals to the faceplate video connector. Table 11. SW3-4 Status SW3-4 Open (Default) Closed ® 32 Intel NetStructure for details on how to flash the BIOS. Function Boots from normal BIOS area. Boots from the backup BIOS. Function BMC will control the board power up. ...
Page 33
... BIOS Setup utility before configuring SW4-3. Table 12. SW4-3 Status SW4-3 Open (Default) Closed Refer to the “Console Redirection” chapter in the Intel before attempting to use this feature. 4.2.12 SW4-4 (BMC Dual Domain Mode) The BMC on ZT 5515 is able to work as a Baseboard Management Controller or Satellite Management Controller by toggling the SW4-4 ...
Page 34
... Normal operation. The BIOS uses its current configuration and password for booting. Configuration mode. After POST runs the system automatically enters the BIOS setup screen 2-3 and the maintenance menu is displayed. ® 34 Intel NetStructure Function ZT 5515 is a Satellite Management Controller. ZT 5515 is a Baseboard Management Controller. Function ...
Page 35
... Simultaneously pressing these keys calls a BIOS function that reboots the system. Note: This method does not work under operating systems that trap calls to this BIOS function. Watchdog Timer (System Register Address 79h) ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Reset 5 ...
Page 36
... Watchdog Timer (System Register Address 79h) The watchdog timer may be programmed to generate a non-maskable interrupt not strobed within a given time-out period. This function is discussed in ® 36 Intel NetStructure Chapter 8, “Watchdog Timer.” 5515 Compute Processor Board Technical Product Specification Chapter 8, “Watchdog Timer.” ...
Page 37
... System Monitoring and Control The ZT 5515 performs system control and monitoring functions using an Intel Baseboard Management Controller (BMC) ASIC, the VT22030A. The BMC has the following features: • IPMB_PWR delivers 5VDC (1A/pin) to the BMC; other required voltages are derived from this power source. ...
Page 38
... Ethernet controller B FRU Field Replaceable Unit SEEPROM SEL System Event Log SEEPROM DDR SDRAM Signal Presence Detect (SPD) PROM CK408 Clock generator ® 38 Intel NetStructure ZT 5515 Function TM ZT 5515 Compute Processor Board Technical Product Specification Address 0101100 0001000 0001001 1010011 1010 011 ...
Page 39
... IDE Controller The ZT 5515A-1B has an on-board IDE controller that provides two IDE channels for interfacing with up to four IDE devices. The IDE controller is incorporated into the Intel 845E chipset which supports ATA-100. There is one 44-pin IDE connector on the ZT 5515A-1B, which supports up to two IDE devices (though there is only space on the board itself to mount one device) ...
Page 40
... IRQ15. No memory addresses are used. 7.4 IDE CompactFlash Carrier Intel provides an optional IDE CompactFlash* Carrier (ZT 96080) that can be mounted in the hard drive location on the ZT 5515A-1B (the ZT 5515A-1A does not support this CompactFlash* carrier on the main board because it does not have an IDE connector). This carrier accommodates multiple types of CompactFlash* cards, which appear to the system as a hard drive, and are automatically supported by most operating systems ...
Page 41
... A register bit can be enabled to indicate if the watchdog timer caused the reset event. The watchdog timer register is cleared on power-up, enabling the system software to take appropriate action if the watchdog generated the reboot. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Port 79h Control ...
Page 42
... C code for enabling the watchdog reset might look like the following: #define WD_RESET_EN_BIT_SET0x20 void EnableWatchdogReset(void){ unsigned char WdValue; WdValue = inb(WD_CSR_IO_ADDRESS); WdValue |= WD_RESET_EN_BIT_SET; outb(WD_CSR_IO_ADDRESS,WdValue); ® 42 Intel NetStructure for more information. // Holds watchdog register // values Read the current contents // of the watchdog register. // Assert the enable bit in // the local copy ...
Page 43
... Once the watchdog is enabled, it must be periodically strobed within the terminal count period to avoid resetting the system hardware. C code to strobe the watchdog might look like the following StrobeWatchdog(void){ inb(WD_CSR_IO_ADDRESS); } ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Watchdog Timer 0x79 // IO address of the watchdog 0x07 // Bit mask for terminal count 0x01 // Terminal count values ...
Page 44
... NMI (this is quite unlikely), the application could disable NMI in // the chip set before installing the new vector Install the new ISR. // oldNmiIsr = getvect(IsrVector); setvect(NMI_INTERRUPT_VECTOR_NUMBER, WatchdogIsr);// Install the new. } ® 44 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification // Save the old vector. ...
Page 45
... WdValue; // WdValue = inb(WD_CSR_IO_ADDRESS);// Read the current contents of the WdValue |= WD_NMI_EN_BIT_SET; outb(WD_CSR_IO_ADDRESS,WdValue); // Assert the enable in the watchdog } ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Watchdog Timer // Holds watchdog register values. // watchdog register. // Assert the enable bit in the // local copy. ...
Page 46
... Handler (discussed above). The code to do this might look like the following: #defin e WD_NMI_DETECT_BIT_SET 0x40 // Bit indicates an NMI occurred, set. void WatchdogIsr(void){ if(inb(WD_CSR_IO_ADDRESS) & WD_NMI_DETECT_BIT_SET){ TripAlarm(); TurnOffTheGas(); } _chain_intr(OldNmiIsr); } ® 46 Intel NetStructure // // // // // Did the watchdog cause the NMI Take care of essential tasks Invoke the originally installed ISR ...
Page 47
... Write-Protect)” on page To reprogram the BIOS on the ZT 5515, you should do the following: 1. Download the latest BIOS for the ZT 5515 from the Intel website. Normally, the BIOS zip file also contains the Flash.exe utility you need. 2. Create a DOS 6.2 boot disk and add the BIOS file and flash utility to the disk. Usually other Windows* boot disks will work fine as well, but use DOS if you run into any problems ...
Page 48
... Use the following syntax at a DOS prompt: FLASH /b BIOS.XXX where BIOS.XXX is the BIOS image for the ZT 5515. See the Intel NetStructure Embedded BIOS Manual for more information on the flash utility. The BIOS zip file should also contain a Readme file or installation file to help guide you through BIOS installation. ...
Page 49
... UINT8 UINT8 UINT8 UINT8 UINT8 UINT8 UINT8 UINT8 UINT32 UINT32 UINT16 UINT16 UINT8 } ZiaSysInfo; ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Signature[8]; SysFlag; /* <-- new flags added Ver 1.02 */ BiosAddr; BiosNvAddr; FlashAddr; CPUtype; BiosSize; BiosNvSize; BiosVersion; FlashID; FlashPageSize; FlashEraseSize; ...
Page 50
... Mechanism FdriveLetter ChecksumPad NetworkIDPad BootBlockPage BootBlockAddr FDriveAddr BootBlockSize TotalBiosSize ® 50 Intel NetStructure Offset Description 0 Structure signature. Always = “ZIA INFO”. No terminating zero. 8 System flags. See Note 1 below. 32-bit physical address where BIOS starts in flash. 12 See Note 9. 32-bit physical address where BIOS NVRAM starts in flash. See 16 Note 9 ...
Page 51
... AMD* flash 3 = Sharp* flash 4 = Atmel* flash 5 = Intel Firmware Hub (FWH) flash (added ver. 1.01 Intel StrataFlash™ (added ver. 1.01 important to remember that the actual method used for write protecting the flash varies, not only between paging mechanisms, but between different boards with the same paging mechanism. Write protection may consist of asserting the write protect signal to the flash device, disabling the programming voltage, or simply disabling all write cycles to the device ...
Page 52
... The bottom of the flash drive address space would be calculated by taking the ending address of this block, subtracting the size of the flash drive, and then performing any necessary paging calculations. ® 52 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 53
... The structure is designed so that any additions or changes will be backwards compatible: additional fields will be added at the end, so that the rest of the structure has the same organization as the previous version. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification “ZIA INFO” *infoptr; ...
Page 54
... The system BIOS supports the following industry standards for making the system “Plug and Play ready” such as ACPI, PCI local bus specification rev 2.1 and SMBIOS 1. 9.5.1 Resource Allocation The system BIOS identifies, allocates, and initializes resources in a manner consistent with other Intel servers. The BIOS scans, in order, for the following: ® 54 Intel NetStructure ...
Page 55
... Assigns I/O, memory, direct memory access (DMA) channels, and IRQs from the system resource pool to the embedded PnP Super I/O device. • Does not support add-in PnP ISA devices. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification System BIOS 55 ...
Page 56
... BIOS Recovery If the system fails to complete POST and boot an operating system, the BMC will switch to the backup BIOS (in flash) to boot, then the runtime BIOS (in flash) can be re-programmed with the flash utility. ® 56 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 57
... System Management BIOS (SMBIOS) The ZT 5515 follows the criteria outlined in the System Management BIOS Reference Specification, Version 2.3. Refer to this specification for details on SMBIOS. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification System BIOS 57 ...
Page 58
... System BIOS This page intentionally left blank. ® 58 Intel NetStructure TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 59
... Supply Voltage, Vcc3: Supply Voltage, AUX +: Supply Voltage, AUX -: Storage Temperature (no hard disk): Storage Temperature (with hard disk): Non-Condensing Relative Humidity: ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification section in this appendix for operating conditions. Absolute Maximum Rating 6 -15 V -40° ...
Page 60
... Do not disassemble or recharge the battery. Do not dispose of the battery in fire. When the battery is replaced, the same type or an equivalent type recommended by the manufacturer must be used. Used batteries must be disposed of according to the manufacturer's instructions. Return the board to Intel for battery service. A.1.4 Operating Temperature The ZT 5515’ ...
Page 61
... Mechanical dimensions are shown in the “PCB Dimensions” illustration and are outlined below. Table 21. Board Dimensions and Weight Dimension PCB Dimensions: Board Dimensions: Weight: ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Measurement 233. 160 4HP (one slot) 509 grams (18 ounces) w/ processor, heatsink, 512 Mbyte memory Specifications ...
Page 62
... J11, J12, J14, page 71 J8, page 74 J24, page 71 ® 62 Intel NetStructure 233. the ZT 5515 includes several connectors to interface to application-specific Function CompactPCI Bus Connector (110-pin mm, female) CompactPCI Bus Connector (110-pin mm, female) CompactPCI (Ethernet) Connector (95-pin mm, female) Rear-panel I/O Connector (110-pin mm, female) ...
Page 63
... Figure 9. Connector Locations J30 COM1 Serial Port J1 CompactPCI Bus ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification JA1 Ethernet A J20 J25 USB VGA J24 Right Angle DIMM J2 J3 CompactPCI Bus Ethernet Specifications J11, J12, J14 PCI Mezzanine J8 IDE J8 IDE ...
Page 64
... J1 (CompactPCI Bus Connector 110-pin mm, female 32-bit CompactPCI connector (AMP 352068-1). Rows 12- 14 are used for connector keying. See the “J1 CompactPCI Bus Connector Pinout” table below for pin definitions. Refer to ® 64 Intel NetStructure Figure 10 for pin placement. above TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 65
... All other signals interface to medium length connector pins on the backplane. A.3.2.2 J2 (CompactPCI Bus Connector 110-pin female 64-bit CompactPCI connector (AMP 352152-1). See the “J2 CompactPCI Bus Connector Pinout” table for pin definitions and placement. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification B C REQ64# ENUM# 5V ...
Page 66
... V(I/O) 3 SS_CLK4 2 SS_CLK2 1 SS_CLK1 Pin# A A.3.2.3 J3 (CompactPCI Connector 95-pin female connector (AMP 352171-1). See the “J3 Connector Pinout” table below for pin definitions and ® 66 Intel NetStructure B C GA3 GA2 GA1 SS_GND2 RSVC21 RSVD21 SS_GND3 RSVC20 GND SS_GND1 SMBDATA SMBCLK ...
Page 67
... J5 (Rear Panel I/O CompactPCI Connector 110-pin female connector (AMP 352152-1) providing rear-panel user I/O. See the “J5 Rear Panel I/O Connector Pinout” table below for pin definitions and page 64 for pin placement. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification ...
Page 68
... MTR1- 8 DENSL 7 CS1S- 6 PWRGD 5 DDRQ 4 DD14 3 DD3 2 DD9 1 PBRST- Pin# A IDEt Video PWRGDt PS/2 Misc ® 68 Intel NetStructure B C USB0- SW-5V USB1+ GND GND GND GND H-SYNC GND SW-5V GND SW-5V GND V-SYNC GND RSVD RPIO_PRESENT# RSVD GND DDCCLK KBDAT SW-5V ...
Page 69
... VGA signals. See the “J25 VGA Connector Pinout” table for pin definitions. Video signals can be directed out RPIO board. See switch SW3-4, refer to “SW3-4 (VGA Routing Control)” on page 32 ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification for more information. Specifications Section 4 ...
Page 70
... Note: COM1 signals are available to the front- and rear-panel (at J5) simultaneously. Utilizing COM1 at the front and rear at the same time will cause a signaling conflict. Table 30. J30 COM1 Serial Port Pinout Pin# Function 1 RTS 2 DTR 3 TXD 4 GND 5 GND ® 70 Intel NetStructure Pin# Signal 6 RGND 7 GGND 8 BGND 9 +5V (fused) 10 SGND Pin# Function 6 ...
Page 71
... B0_FRAME- 35 GND 37 B0_DEVSEL- 39 GND B0_PAR 45 VIO (VCC3) 47 B0_PAD12 49 B0_PAD9 51 GND 53 B0_PAD6 55 B0_PAD4 57 VIO (VCC3) 59 B0_PAD2 61 B0_PAD0 63 GND ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Pin Signal 2 -12V 4 B0_INTC- 6 B0_INTA- 8 VCC GND 16 PMC2_GNT- 18 VCC 20 B0_PAD31 22 B0_PAD27 24 GND 26 B0_CBE-3 28 B0_PAD21 ...
Page 72
... B0_PAD14 47 GND 49 B0_PAD8 51 B0_PAD7 53 VCC3 GND 61 ACK64B 63 GND PMC2-BUSMODE2 has a 10k pullup to VCC3. a. PMC2-BUSMODE3 has a 10k pulldown to GND. b. PMC2-BUSMODE4 has a 10k pulldown to GND. c. PMC2_IDSEL is connected to B0_PAD31 (PCI device 14h). d. ® 72 Intel NetStructure Pin GND VCC3 14 PMC2-BUSMODE3 16 PMC2-BUSMODE4 18 GND 20 B0_PAD29 22 B0_PAD26 24 VCC3 d ...
Page 73
... 44-pin, male (.079 inch) header (Comm Con Connectors, Inc.* 51206), providing a primary IDE channel interface. See the “J14 IDE Connector Pinout” table below for pin definitions. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Signal Pin User I/O ...
Page 74
... PDREQ- 23 PDIOW- 25 PDIOR- 27 PDIORDY 29 PDACK- 31 IRQ14 33 DAP1 35 DAP0 37 CS1P- 39 PDASP 41 VCC 43 GND a. CSEL1 has 475Ω pulldown to GND. b. IOCS16- has 10k pullup to VCC3 (+3.3V). ® 74 Intel NetStructure Pin# Signal 2 GND 4 DDP8 6 DDP9 8 DDP10 10 DDP11 12 DDP12 14 DDP13 16 DDP14 18 DDP15 GND 24 GND 26 GND ...
Page 75
... C with 200 linear feet per minute (LFM) of airflow. The maximum power dissipation of the CPU 1.2 GHz and 1.20 V. Caution: External airflow must be provided at all times during operation to avoid damaging the CPU. Intel strongly recommends the use of a fan tray below the card rack to supply the external airflow. ...
Page 76
... C under any condition of ambient temperature or usage. Warning: Temperatures over 100° C may result in permanent damage to the processor. Refer to Table 35 on page 75 ® 76 Intel NetStructure . for more information TM ZT 5515 Compute Processor Board Technical Product Specification ...
Page 77
... C.1.1 Flash Control (78h) I/O Address: Default Value: Size: Attribute: Note: This register is reset to 00h on init or reset. The BIOS resides in page 000. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Register Name Default Value Flash Control 0x00 Watchdog 0x00 ...
Page 78
... Page 2 2 Flash A22 (1Mbyte page) Page 1 1 Flash A21 (1Mbyte page) Page 0 0 Flash A20 (1Mbyte page) C.1.2 Watchdog (79h) I/O Address: Default Value: Attribute: ® 78 Intel NetStructure Description Default 0 Chapter 9, “System 79h 0x00 R 5515 Compute Processor Board Technical Product Specification ...
Page 79
... Power Up Value = 000. A hard reset will set these bits to 000. ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Description System Registers 79 ...
Page 80
... PCB. The Port 80 bits report the BIOS POST (diagnostic) codes. These LEDS may not be visible if a hot swap shield is installed on the board. D7 corresponds to the most significant bit. C.1.5 Switch Monitors (E3h) Address Offset: Default Value: Size: Attribute: ® 80 Intel NetStructure 7Bh 0x00 R/W 80h 0x00 8 bits WO Description E3h ...
Page 81
... This bit reads the status of switch SW4-3 (see 2 console redirection is not enabled. A logical 1 means SW4-3 is closed and console redirection is enabled. Refer to the “Console Redirection” chapter in the Intel NetStructure Embedded BIOS Manual before attempting to use this feature. Software Configuration These bits are used to provide configuration information to the user's software by monitoring the ...
Page 82
... This bit enables SMBus function through the rear panel J1 connector. A logical 1 enables this function. Rear Panel NMI status indicates that a NMI was asserted by the rear panel. Users can write clear this bit. 4:0 RESERVED ® 82 Intel NetStructure Description E6h 0x00 8 bits R/W Description ...
Page 83
... Refer to the Intel 82546EB Dual Port Gigabit Ethernet Controller datasheet for more information on the Ethernet LAN Controller. The datasheet is available from Intel's Website at: http://developer.intel.com/design/network/products/lan/controllers/82546.htm D.3 Intel 845E Chipset For more information on the following ZT 5515 functions, refer to the Intel 845E datasheet. • USB • Counter/Timers • ...
Page 84
... Datasheet Reference D.4 Mobile Intel (FCPGA Package) For more information about the Intel Mobile Pentium 4 Processor - M in FCPGA Package, see the Mobile Intel Pentium 4 processor - M in FCPGA datasheet. This document is available online at: http://developer.intel.com/design/mobile/pentium4p-m/p4p-m.htm D.5 PMC Specification For more information about PMC modules and the PMC Specification, refer to the sponsoring organization's Website at: http://www ...
Page 85
... This warranty does not cover replacement of products damaged by abuse, accident, misuse, neglect, alteration, repair, disaster, improper installation or improper testing. If the product is found to be otherwise defective, Intel, at its option, will replace or repair the product at no charge except as set forth below, provided that you deliver the product along with a return material authorization (RMA) number (see below) either to the company from whom you purchased Intel ...
Page 86
... Return Material Authorization (RMA) credit requests e-mail address: Direct Return Authorization (DRA) repair requests e-mail address: DRA on-line form: Intel Business Link (IBL): Telephone No.: 1-800-INTEL4U or 480-554-4904 Office Hours: Monday - Friday 0700-1700 MST Winter / PST Summer E.1.3 For EMEA Return Material Authorization (RMA) e-mail address - This page intentionally left blank ...
Page 87
... If the Customer Support Group verifies that the product is defective, they will have the Direct Return Authorization/Return Material Authorization Department issue you a DRA/RMA number to place on the outer package of the product. Intel cannot accept any product without a DRA/RMA number on the package. Limitation of Liability and Remedies ...
Page 88
... Intel NetStructure product for service. F.1 Technical Support and Return for Service Assistance For all product returns and support issues, please contact your Intel product distributor or Intel Sales Representative for specific information. F.2 Sales Assistance If you have a sales question, please contact your local Intel ® NetStructure or the Regional Sales Office for your area ...
Page 89
... EN 50081-1 Emissions GR-1089-CORE EN 55022 EN 55022 EN 61000-3-2 EN 61000-3-3 ® TM Intel NetStructure ZT 5515 Compute Processor Board Technical Product Specification Safety for Information Technology Equipment (UL File # E139737) Safety for Information Technology Equipment CB certificate and Report Sections 2 and 3 Class A Radiated Power Line Conducted Emissions ...
Page 90
... This device may not cause harmful interference. 2. This device must accept any interference received, including interference that may cause undesired operation. Caution: If you make any modification to the equipment not expressly approved by Intel, you could void your authority to operate the equipment. G.4.1 Industry Canada (Canada) Cet appareil numé ...