MPCBL5524A1D Intel, MPCBL5524A1D Datasheet - Page 44

no-image

MPCBL5524A1D

Manufacturer Part Number
MPCBL5524A1D
Description
Manufacturer
Intel
Datasheet

Specifications of MPCBL5524A1D

Lead Free Status / Rohs Status
Supplier Unconfirmed
IDE Interface
IDE Interface
5.1
5.2
5.2.1
44
Intel NetStructure
This chapter provides an introduction to the ZT 5524 / MPCBL5524’s IDE interface controller. It
documents the ZT 5524 / MPCBL5524’s support for local and remote IDE disk drives. The ZT
5524 / MPCBL5524 supports ATA-66 for the primary IDE channel and ATA-33 for the secondary
IDE channel.
The ZT 5524 / MPCBL5524’s IDE interface provides two IDE channels for interfacing with up to
three IDE devices.
The IDE controller is incorporated into the ServerWorks* CSB5, which uses the PCI bus to give
exceptional IDE performance. The IDE interface can sustain a maximum transfer rate of 66.6 MB
per second between the IDE drive buffer and PCI.
A link to the datasheet for this device is available in
ZT 5524 / MPCBL5524 IDE Interface Features
Disk Drive Support
The ZT 5524 / MPCBL5524 supports either internal or external IDE drives. These configurations
are described below. Connector locations and pinouts are documented in
MPCBL5524 Connectors.”
Primary IDE Channel
The ZT 5524 / MPCBL5524 primary IDE channel is directed to IDE connector J19. Connector J19
is used to connect to a locally mounted 2.5 inch, low-profile hard drive.
Primary IDE signals are also routed to the J17 mezzanine board interface.
IBM*-AT compatible
32-bit, 33 MHz, high-performance PCI bus interface
Supports PIO and Bus Master EID
Ultra DMA/66 synchronous DMA operation
Bus Master IDE transfers up to 66 MB/s
Primary and secondary channels for interfacing up to four devices
On-board IDE drive
Individual software control for each IDE channel
®
ZT 5524 / MPCBL5524 High-Performance System Master Processor Board TPS
Appendix E, “Chipset.”
Appendix A, “ZT 5524 /
5