MPCBL5524A1D Intel, MPCBL5524A1D Datasheet - Page 76

no-image

MPCBL5524A1D

Manufacturer Part Number
MPCBL5524A1D
Description
Manufacturer
Intel
Datasheet

Specifications of MPCBL5524A1D

Lead Free Status / Rohs Status
Supplier Unconfirmed
System Registers
B.1.4
B.1.5
B.1.6
76
Table 37. ENUM, WD NMI Status Bit Descriptions
Table 38. Board ID Bit Descriptions
Intel NetStructure
ENUM, WD NMI Status, PWR Supply Status (E1h)
I/O Address
Default Value
Size
Attribute
Board ID (E2h)
Address Offset
Default Value
Size
Attribute
Switch Monitors (E3h)
Address Offset
Default Value
Size
Attribute
5:0
7:4
3:0
Bit
Bit
7
6
WD NMI Status
ENUM-. This bit reports that a hot swappable peripheral card has been installed or removed from the
system. A logical 0 means that ENUM- is not asserted on the backplane. A logical 1 means that
ENUM- is asserted on the backplane.
Reserved. These bits are reserved and should not be modified by the user.
Reserved. These bits are reserved and should not be modified by the user.
Board Revision. This port is used to read the status of cuttable traces CT8, CT18, CT19, and CT20
to determine the current board revision (Revision 0 = Fh). The user should not change these cuttable
traces since these values may be used by the system BIOS. These bits should be written as logical
0s when this register is modified.
®
ZT 5524 / MPCBL5524 High-Performance System Master Processor Board TPS
0xE1h
0x00
8 bits
RO
E2h
0x00
8 bits
R/W
E3h
0x80
8 bits
RO
Description
Description