MPC8555ECPXAJD Freescale Semiconductor, MPC8555ECPXAJD Datasheet - Page 52
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8555ECPXAJD
Manufacturer Part Number
MPC8555ECPXAJD
Description
IC MPU POWERQUICC III 783-FCPBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8555ECVTALF.pdf
(88 pages)
Specifications of MPC8555ECPXAJD
Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
533MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
For Use With
MPC8555CDS - BOARD EVALUATION CDS FOR 8555CWH-PPC-8555N-VX - BOARD EVAL QUICCSTART MPC8555CWH-PPC-8540N-VE - KIT EVAL SYSTEM MPC8540CWH-PPC-8555N-VE - EVALUATION SYSTEM QUICC MPC8555E
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8555ECPXAJD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
I2C
Figure 36
12 I
This section describes the DC and AC electrical characteristics for the I
12.1
Table 39
52
At recommended operating conditions with OV
Input high voltage level
Input low voltage level
Low level output voltage
Output fall time from V
capacitance from 10 to 400 pF
Pulse width of spikes which must be suppressed by the
input filter
Input current each I/O pin (input voltage is between 0.1 ×
OV
Capacitance for each I/O pin
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C
3. Refer to the MPC8555E PowerQUICC™ III Integrated Communications Processor Reference Manual for information on the
4. I/O pins obstruct the SDA and SCL lines if OV
digital filter used.
DD
B
= capacitance of one bus line in pF.
and 0.9 × OV
MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specification, Rev. 4.2
2
provides the DC electrical characteristics for the I
I
C
provides the test access port timing diagram.
External Clock
2
C DC Electrical Characteristics
TDI, TMS
DD
JTAG
TDO
TDO
(max)
IH
Parameter
(min) to V
t
Output Data Valid
JTKLOX
IL
(max) with a bus
Figure 36. Test Access Port Timing Diagram
Table 39. I
DD
of 3.3 V ± 5%.
t
VM
JTKLOZ
VM = Midpoint Voltage (OV DD /2)
t
JTKLOV
DD
2
C DC Electrical Characteristics
is switched off.
Symbol
t
t
I2KLKV
I2KHKL
V
V
V
C
OL
I
IH
IL
t
I
I
JTIVKH
2
C interface of the MPC8555E.
20 + 0.1 × C
0.7 × OV
Output Data Valid
–0.3
Min
–10
Data Valid
—
0
0
Input
VM
DD
B
2
C interface of the MPC8555E.
0.3 × OV
0.2 × OV
OV
Max
DD
250
t
50
10
10
JTIXKH
+ 0.3
DD
DD
Freescale Semiconductor
Unit
μA
pF
ns
ns
V
V
V
Notes
1
2
3
4