MC68LC060RC50 Freescale Semiconductor, MC68LC060RC50 Datasheet - Page 18

• Manufacturer Part Number: MC68LC060RC50
• Description: IC MPU 32BIT 68K 50MHZ 206-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68LC060RC50

• Processor Type: M680x0 32-Bit
• Speed: 50MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 206-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
7-20
7-21
7-22
7-23
7-24
7-25
7-26
7-27
7-28
7-29
7-30
7-31
7-32
7-33
7-34
7-35
7-36
7-37
xx
List of Illustrations
Floating-Point Condition Code (FPSR) .............................................................. 6-5
Floating-Point Quotient Byte (FPSR) ................................................................. 6-5
Floating-Point Exception Status Byte (FPSR).................................................... 6-6
Floating-Point Accrued Exception Byte (FPSR)................................................. 6-6
Intermediate Result Format.............................................................................. 6-12
Rounding Algorithm Flowchart ......................................................................... 6-14
Floating-Point State Frame .............................................................................. 6-35
Status Word Contents ...................................................................................... 6-36
Signal Relationships to Clocks........................................................................... 7-2
Full-Speed Clock................................................................................................ 7-2
Half-Speed Clock ............................................................................................... 7-2
Quarter-Speed Clock ......................................................................................... 7-3
Bus Control Register Format.............................................................................. 7-4
Internal Operand Representation....................................................................... 7-5
Data Multiplexing................................................................................................ 7-6
Byte Select Signal Generation and PAL Equation ............................................. 7-8
Example of a Misaligned Long-Word Transfer................................................. 7-10
Example of Misaligned Word Transfer ............................................................. 7-10
Misaligned Long-Word Read Bus Cycle Timing............................................... 7-11
Byte, Word, and Long-Word Read Cycle Flowchart ........................................ 7-13
Byte, Word, and Long-Word Read Bus Cycle Timing ...................................... 7-14
Line Read Cycle Flowchart .............................................................................. 7-17
Line Read Transfer Timing............................................................................... 7-18
Burst-Inhibited Line Read Cycle Flowchart ...................................................... 7-20
Burst-Inhibited Line Read Bus Cycle Timing.................................................... 7-21
Byte, Word, and Long-Word Write Transfer Flowchart .................................... 7-22
Long-Word Write Bus Cycle Timing ................................................................. 7-23
Line Write Cycle Flowchart .............................................................................. 7-26
Line Write Burst-Inhibited Cycle Flowchart ...................................................... 7-27
Line Write Bus Cycle Timing ............................................................................ 7-28
Locked Bus Cycle for TAS Instruction Timing.................................................. 7-30
Using CLA in a High-Speed DRAM Design ..................................................... 7-33
Interrupt Pending Procedure ............................................................................ 7-33
Assertion of IPEND .......................................................................................... 7-34
Interrupt Acknowledge Cycle Flowchart........................................................... 7-36
Interrupt Acknowledge Bus Cycle Timing ........................................................ 7-37
Autovector Interrupt Acknowledge Bus Cycle Timing ...................................... 7-38
Breakpoint Interrupt Acknowledge Cycle Flowchart......................................... 7-39
Breakpoint Interrupt Acknowledge Bus Cycle Timing ...................................... 7-40
LPSTOP Broadcast Cycle Flowchart ............................................................... 7-41
LPSTOP Broadcast Bus Cycle Timing, BG Negated ....................................... 7-42
LPSTOP Broadcast Bus Cycle Timing, BG Asserted ...................................... 7-43
Exiting LPSTOP Mode Flowchart..................................................................... 7-44
Exiting LPSTOP Mode Timing Diagram........................................................... 7-45
Word Write Access Bus Cycle Terminated with TEA Timing ........................... 7-48
M68060 USER’S MANUAL
MOTOROLA