MC68LC060RC50 Freescale Semiconductor, MC68LC060RC50 Datasheet - Page 282

• Manufacturer Part Number: MC68LC060RC50
• Description: IC MPU 32BIT 68K 50MHZ 206-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68LC060RC50

• Processor Type: M680x0 32-Bit
• Speed: 50MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 206-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

MOTOROLA
"34
"35
"36
"37
"38
"39
--num cell
"40
"41
"42
"43
"44
"45
"46
"47
"48
"49
"50
"51
"52
"53
"54
"55
"56
"57
"58
"59
--num cell
"60
"61
"62
"63
"64
"65
"66
"67
"68
"69
"70
"71
"72
"73
"74
"75
"76
"77
"78
"79
--num cell
"80
"81
"82
"83
"84
"85
(BC_1, D(15),
(BC_2, D(15),
(BC_1, D(16),
(BC_2, D(16),
(BC_1, D(17),
(BC_2, D(17),
(BC_2, *,
(BC_1, D(18),
(BC_2, D(18),
(BC_1, D(19),
(BC_2, D(19),
(BC_1, D(20),
(BC_2, D(20),
(BC_1, D(21),
(BC_2, D(21),
(BC_2, *,
(BC_1, D(22),
(BC_2, D(22),
(BC_1, D(23),
(BC_2, D(23),
(BC_1, D(24),
(BC_2, D(24),
(BC_1, D(25),
(BC_2, D(25),
(BC_2, *,
(BC_1, D(26),
(BC_2, D(26),
(BC_1, D(27),
(BC_2, D(27),
(BC_1, D(28),
(BC_2, D(28),
(BC_1, D(29),
(BC_2, D(29),
(BC_2, *,
(BC_1, D(30),
(BC_2, D(30),
(BC_1, D(31),
(BC_2, D(31),
(BC_1, A(9),
(BC_2, A(9),
(BC_1, A(8),
(BC_2, A(8),
(BC_2, *,
(BC_1, A(7),
(BC_2, A(7),
(BC_1, A(6),
(BC_2, A(6),
(BC_2, *,
(BC_1, A(5),
(BC_2, A(5),
(BC_1, A(4),
(BC_2, A(4),
port
port
port
input,
output3,
input,
output3,
input,
output3,
function safe
control,
input,
output3,
input,
output3,
input,
output3,
input,
output3,
control,
input,
output3,
input,
output3,
input,
output3,
input,
output3,
control,
input,
function safe
output3,
input,
output3,
input,
output3,
input,
output3,
control,
input,
output3,
input,
output3,
input,
output3,
input,
output3,
control,
input,
output3,
input,
function safe
output3,
control,
input,
output3,
input,
output3,
M68060 USER’S MANUAL
X),
X,
X),
X,
X),
X,
0),
X),
X,
X),
X,
X),
X,
X),
X,
0),
X),
X,
X),
X,
X),
X,
X),
X,
0),
X),
X,
X),
X,
X),
X,
X),
X,
0),
X),
X,
X),
X,
X),
X,
X),
X,
0),
X),
X,
X),
X,
0),
X),
X,
X),
X,
IEEE 1149.1 Test (JTAG) and Debug Pipe Control Modes
ccell dsval rslt
ccell dsval rslt
ccell dsval rslt
" &
" &
" &
" & -- d[19:16]
" &
" &
" &
" &
" & -- d[23:20]
" &
" &
"
" &
" & -- d[27:24]
" &
" &
" &
" &
" & -- d[31:28]
" &
" &
" &
" &
" & -- a[9:6]
" &
" &
" & -- a[5:4]
" &
" &
31,
40,
40,
40,
40,
49,
49,
49,
49,
58,
58,
58,
58,
67,
67,
67,
67,
76,
76,
76,
76,
81,
81,
&
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
Z), " &
9-21