MC68MH360EM33L Freescale Semiconductor, MC68MH360EM33L Datasheet - Page 498

no-image

MC68MH360EM33L

Manufacturer Part Number
MC68MH360EM33L
Description
IC MPU QUICC ETHER 33MHZ 240FQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68MH360EM33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360EM33L
Manufacturer:
MOTOLOLA
Quantity:
319
Part Number:
MC68MH360EM33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Communication Controllers (SCCs)
occur; a zero represents a masked bit position. Upon an address match, the address and
the data following are written into the data buffers. When the addresses are not matched
and the frame is error-free, the nonmatching address received counter (NMARC) is incre-
mented.
RFTHR. The received frames threshold value is used to reduce the interrupt overhead that
might otherwise occur when a series of short HDLC frames arrives, each causing an RXF
interrupt. By setting the RFTHR value, the user can limit the frequency of RXF interrupts.
The RXF interrupt will only occur when the RFTHR value is reached. RFCNT is a down-
counter used to implement this feature.
7.10.17.5 HDLC PROGRAMMING MODEL. The CPU32+ core configures each SCC to
operate in one of the protocols by the MODE bits in the GSMR. The HDLC controller uses
the same data structure as in all other modes. This data structure supports multibuffer oper-
ation and address comparisons.
7-174
FLAG
$7E
RECOGNIZES ONE 16-BIT ADDRESS (HADDR1) AND
ADDRESS
THE 16-BIT BROADCAST ADDRESS (HADDR2).
HADDR1
HADDR2
HADDR3
HADDR4
For 8-bit addresses, mask out (clear) the eight high-order bits in
the HMASK register.
The eight low-order bits of HMASK and HADDRx should contain
the address byte that immediately follows the opening flag. Ex-
ample: To recognize a frame that begins $7E (Flag), $68, $AA,
using 16-bit address recognition, HADDRx should contain
$AA68, and HMASK should contain $FFFF (see Figure 7-51).
The user should provide enough empty Rx BDs to receive the
number of frames specified in RFTHR.
HMASK
$68
16-BIT ADDRESS RECOGNITION
Figure 7-51. HDLC Address Recognition Example
ADDRESS
$AA
Freescale Semiconductor, Inc.
$FFFF
$FFFF
$AA68
$AA68
$AA68
For More Information On This Product,
CONTROL
MC68360 USER’S MANUAL
$44
Go to: www.freescale.com
NOTE
NOTE
ETC.
FLAG
$7E
RECOGNIZES A SINGLE 8-BIT ADDRESS (HADDR1).
HADDR2
HADDR3
HADDR4
HADDR1
HMASK
8-BIT ADDRESS RECOGNITION
ADDRESS
$55
$XX55
$XX55
$XX55
$XX55
$00FF
CONTROL
$44
MOTOROLA
ETC.

Related parts for MC68MH360EM33L