ISP1583BS ST-Ericsson Inc, ISP1583BS Datasheet - Page 81

no-image

ISP1583BS

Manufacturer Part Number
ISP1583BS
Description
IC USB CTRL HI-SPEED 64HVQFN
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1583BS

Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1583BS
Manufacturer:
IDT
Quantity:
1 200
Part Number:
ISP1583BS
Manufacturer:
PHILPS
Quantity:
1 288
Part Number:
ISP1583BS
Quantity:
1 741
Part Number:
ISP1583BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
ISP1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Part Number:
ISP1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
ISP1583BSUM
Manufacturer:
ST
0
Part Number:
ISP1583BSUM
Manufacturer:
STE
Quantity:
20 000
NXP Semiconductors
ISP1583_7
Product data sheet
Fig 31. PIO mode timing
(write) DATA [ 7:0 ]
(read) DATA [ 7:0 ]
(1) The device address consists of signals CS1_N, CS0_N, DA2, DA1 and DA0.
(2) The data bus width depends on the PIO access command used. The Task File register access uses 8 bits (DATA[7:0]), except
(3) The device can negate READY/IORDY to extend the PIO cycle with wait states. The host determines whether or not to extend
(4) DIOR and DIOW have a programmable polarity: shown here as active LOW signals.
READY/IORDY
READY/IORDY
READY/IORDY
DIOR, DIOW
for Task File register 1F0 that uses 16 bits (DATA[15:0]). DMA commands 04h and 05h also use a 16-bit data bus.
the current cycle after t
a) Device keeps READY/IORDY released (high-impedance): no wait state is generated.
b) Device negates READY/IORDY during t
c) Device negates READY/IORDY during t
is generated. The cycle is completed as soon as READY/IORDY is re-asserted. For extended read cycles (DIOR asserted), the
read data on lines DATAn must be valid at t
device
address
valid
(3a)
(3b)
(3c)
(1)
(4)
(2)
(2)
HIGH
su4
, following the assertion of DIOR or DIOW. The following three cases are distinguished:
t
su1
su4
su4
Rev. 07 — 22 September 2008
d1
, but re-asserts READY/IORDY before t
and keeps READY/IORDY negated for at least 5 ns after t
before READY/IORDY is asserted.
t
t
su4
su4
T
cy1
t
w1
t
w3
Hi-Speed USB peripheral controller
t
su4
t
su5
su2
t
su3
expires: no wait state is generated.
t
t
h3(min)
h2
t
h1
t
d2
su4
t
w2
© NXP B.V. 2008. All rights reserved.
expires: a wait state
ISP1583
004aaa921
80 of 99

Related parts for ISP1583BS