MT48LC16M16A2P-75 L Micron Technology Inc, MT48LC16M16A2P-75 L Datasheet - Page 69

no-image

MT48LC16M16A2P-75 L

Manufacturer Part Number
MT48LC16M16A2P-75 L
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet

Specifications of MT48LC16M16A2P-75 L

Organization
16Mx16
Density
256Mb
Address Bus
15b
Access Time (max)
6/5.4ns
Maximum Clock Rate
133MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
135mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Figure 39: READ With Auto Precharge Interrupted by a READ
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. N 1/10 EN
Internal
states
Command
Note:
Address
Bank m
Bank n
CLK
DQ
registered. The last valid data WRITE to bank n will be data registered one clock prior to
a WRITE to bank m (see Figure 46 (page 75)).
1. DQM is LOW.
Page active
NOP
T0
READ - AP
Page active
Bank n,
Bank n
T1
Col a
READ with burst of 4
T2
CL = 3 (bank n)
NOP
69
READ - AP
Bank m,
T3
Bank m
Col d
Interrupt burst, precharge
READ with burst of 4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
T4
CL = 3 (bank m)
NOP
t
RP - bank n
D
OUT
T5
NOP
256Mb: x4, x8, x16 SDRAM
D
OUT
PRECHARGE Operation
T6
NOP
D
© 1999 Micron Technology, Inc. All rights reserved.
OUT
Idle
T7
Don’t Care
NOP
t RP - bank m
D
Precharge
OUT

Related parts for MT48LC16M16A2P-75 L