AD9979BCPZ Analog Devices Inc, AD9979BCPZ Datasheet - Page 19

IC PROCESSOR CCD 14BIT 48-LFCSP

AD9979BCPZ

Manufacturer Part Number
AD9979BCPZ
Description
IC PROCESSOR CCD 14BIT 48-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 14-Bitr
Datasheet

Specifications of AD9979BCPZ

Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
48mA
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Supply Voltage Range
1.6V To 2V, 1.6V To 3.6V, 2.7V To 3.6V
Operating Temperature Range
-25°C To +85°C
Digital Ic Case Style
LFCSP
No. Of Pins
48
Svhc
No SVHC (18-Jun-2010)
Package /
RoHS Compliant
Ic Function
14-bit CCD Signal Processor With Precision Timing Core
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9979BCPZ
Manufacturer:
ADI
Quantity:
1 095
Part Number:
AD9979BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9979BCPZRL
Manufacturer:
VISHAY
Quantity:
4 276
Name
HBLKTOGO1
HBLKTOGO2
HBLKTOGO3
HBLKTOGO4
HBLKTOGO5
HBLKTOGO6
HBLKTOGE1
HBLKTOGE2
HBLKTOGE3
HBLKTOGE4
HBLKTOGE5
HBLKTOGE6
RAxHyREPz
HBLKSTARTA
HBLKSTARTB
HBLKSTARTC
HBLKALT_PATx
1
2
3
4
HBLK Mode 1 Operation
Multiple repeats of the HBLK signal can be enabled by setting
HBLKMODE to 1. In this mode, the HBLK pattern is generated
using a different set of registers: HBLKSTART, HBLKEND,
HBLKLEN, and HBLKREP, along with the six toggle positions
(see Figure 26).
The variable x represents the repeat area, from 0 to 5. The variable y represents the horizontal driver, 1 or 2. The variable z represents the HBLK repeat area start
position for HBLK Mode 2, A, B, or C.
Odd lines defined using HBLKALT_PATx.
The variable x represents the repeat area, from 0 to 5.
Even lines defined using RAxHyREPz; also see Note 1.
1
3
H1/H3
H2/H4
HBLK
Length
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
13 bits
12 bits
13 bits
13 bits
13 bits
3 bits
HBLKSTART HBLKTOGE1
Range
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 15 HCLK pulses
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 5 even repeat area
HBLKREP NUMBER 1
HBLKREP = 3
HBLKTOGE2
HBLK REPEATING PATTERN IS CREATED USING HBLKLEN AND HBLKREP REGISTERS.
HBLKLEN
Figure 26. HBLK Repeating Pattern Using HBLK Mode 1 (Register Value = 1)
HBLKTOGE3
HBLKTOGE4
HBLKREP NUMBER 2
Description
First HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
Second HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
Third HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
Fourth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
Fifth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
Sixth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
First HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
Second HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
Third HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
Fourth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
Fifth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1
Sixth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLK Mode 2 even field Repeat Area x. Number of Hy repetitions for HBLKSTARTz
even lines.
Bits[3:0]: number of Hy pulses following HBLKSTARTA.
Bits[7:4]: number of Hy pulses following HBLKSTARTB.
Bits[11:8]: number of Hy pulses following HBLKSTARTC.
HBLK Repeat Area Start Position A for HBLK Mode 2.
HBLK Repeat Area Start Position B for HBLK Mode 2.
HBLK Repeat Area Start Position C for HBLK Mode 2.
HBLK Mode 2 odd field Repeat Area x pattern. Selected from even field repeat areas.
Rev. C | Page 19 of 56
2
Generating HBLK Line Alternation
HBLK Mode 0 and HBLK Mode 1 provide the ability to alternate
HBLK toggle positions on even and odd lines for which separate
toggle positions are available. If even/odd line alternation is not
required, load the same values into the registers for the even
lines (HBLKTOGEx) as the odd (HBLKTOGOx) lines.
HBLKREP NUMBER 3
HBLKEND
AD9979
4

Related parts for AD9979BCPZ