LFE3-35EA-8FN672I Lattice, LFE3-35EA-8FN672I Datasheet - Page 59

IC FPGA 33.3K LUTS 310I/O FN672

LFE3-35EA-8FN672I

Manufacturer Part Number
LFE3-35EA-8FN672I
Description
IC FPGA 33.3K LUTS 310I/O FN672
Manufacturer
Lattice
Series
ECP3r

Specifications of LFE3-35EA-8FN672I

Number Of Logic Elements/cells
33000
Number Of Labs/clbs
4125
Total Ram Bits
1358848
Number Of I /o
310
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1163
Lattice Semiconductor
sysI/O Recommended Operating Conditions
LVCMOS33
LVCMOS33D
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
LVTTL33
PCI33
SSTL15
SSTL18_I, II
SSTL25_I, II
SSTL33_I, II
HSTL15_I
HSTL18_I, II
LVDS25
LVDS25E
MLVDS
LVPECL33
Mini LVDS
BLVDS25
RSDS
RSDSE
TRLVDS
PPLVDS
SSTL15D
SSTL18D_I
SSTL25D_ I
SSTL33D_ I
HSTL15D_ I
HSTL18D_ I
1. Inputs on chip. Outputs are implemented with the addition of external resistors.
2. For input voltage compatibility, refer to the "Mixed Voltage Support" section of TN1177,
3. VREF is required when using Differential SSTL to interface to DDR memory.
1, 2
1
1, 2
3
2
Standard
2
1, 2
3
2
1, 2
2, 3
2
2
2
2
2
2
2
2
2
2
2
, II
, II
, II
, II
2
2
2
2, 3
3.14/2.25
3.135
3.135
2.375
1.425
3.135
3.135
2.375
3.135
1.425
2.375
2.375
2.375
3.135
2.375
2.375
2.375
2.375
2.375
3.135
1.425
Min.
1.71
1.14
1.43
1.71
1.71
3.14
1.43
1.71
1.71
3.3/2.5
V
Typ.
3.3
3.3
2.5
1.8
1.5
1.2
3.3
3.3
1.5
1.8
2.5
3.3
1.5
1.8
2.5
2.5
2.5
3.3
2.5
2.5
2.5
2.5
3.3
1.5
1.8
2.5
3.3
1.5
1.8
CCIO
3-6
3.47/2.75
3.465
3.465
2.625
1.575
3.465
3.465
2.625
3.465
1.575
2.625
2.625
2.625
3.465
2.625
2.625
2.625
2.625
2.625
3.465
1.575
Max.
1.89
1.26
1.57
1.89
1.89
3.47
1.57
1.89
1.89
DC and Switching Characteristics
LatticeECP3 sysIO Usage
LatticeECP3 Family Data Sheet
0.833
0.816
Min.
0.68
1.15
0.68
1.3
V
REF
Typ.
0.75
1.25
0.75
0.9
1.5
0.9
(V)
Guide.
0.969
Max.
1.35
1.08
0.9
1.7
0.9

Related parts for LFE3-35EA-8FN672I