AT90USB647 Atmel Corporation, AT90USB647 Datasheet - Page 277

no-image

AT90USB647

Manufacturer Part Number
AT90USB647
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT90USB647

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
48
Ext Interrupts
16
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
10
Input Capture Channels
1
Pwm Channels
9
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT90USB647-16AE
Quantity:
8
Part Number:
AT90USB647-16AU
Manufacturer:
HITACHI
Quantity:
2 000
Part Number:
AT90USB647-AU
Manufacturer:
MURATA
Quantity:
1 000
Part Number:
AT90USB647-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90USB647-AUR
Manufacturer:
Atmel
Quantity:
1 951
Part Number:
AT90USB647-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90USB647-MU
Manufacturer:
AAT
Quantity:
18 240
Part Number:
AT90USB647-MUR
Manufacturer:
AD
Quantity:
2 747
22.15.2
22.16 Overflow
22.17 Interrupts
7593K–AVR–11/09
CRC Error
A CRC error can occur during OUT stage if the USB controller detects a bad received packet. In
this situation, the STALLEDI interrupt is triggered. This does not prevent the RXOUTI interrupt
from being triggered.
In Control, Isochronous, Bulk or Interrupt Endpoint, an overflow can occur during OUT stage, if
the host attempts to write in a bank that is too small for the packet. In this situation, the OVERFI
interrupt is triggered (if enabled). The packet is hacknowledged and the RXOUTI interrupt is also
triggered (if enabled). The bank is filled with the first bytes of the packet.
It is not possible to have overflow error during IN stage, in the CPU side, since the CPU should
write only if the bank is ready to access data (TXINI=1 or RWAL=1).
The next figure shows all the interrupts sources:
Figure 22-4. USB Device Controller Interrupt System
There are 2 kind of interrupts: processing (i.e. their generation are part of the normal processing)
and exception (errors).
Processing interrupts are generated when:
Exception Interrupts are generated when:
• VBUS plug-in detection (insert, remove)(VBUSTI)
• Upstream resume(UPRSMI)
• End of resume(EORSMI)
• Wake up(WAKEUPI)
• End of reset (Speed Initialization)(EORSTI)
• Start of frame(SOFI, if FNCERR=0)
• Suspend detected after 3 ms of inactivity(SUSPI)
• CRC error in frame number of SOF(SOFI, FNCERR=1)
EORSMI
UPRSMI
UDINT.6
UDINT.5
WAKEUPI
UDINT.4
EORSTI
UDINT.3
UDINT.2
UDINT.0
SUSPI
SOFI
UPRSME
EORSME
UDIEN.6
UDIEN.5
WAKEUPE
UDIEN.4
EORSTE
UDIEN.3
UDIEN.2
UDIEN.0
SUSPE
SOFE
USB Device
AT90USB64/128
Interrupt
277

Related parts for AT90USB647