SAM9RL64 Atmel Corporation, SAM9RL64 Datasheet - Page 132

• Manufacturer Part Number: SAM9RL64
• Manufacturer: Atmel Corporation

Specifications of SAM9RL64

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 118
• Ext Interrupts: 118
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 5
• Ssc: 2
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 220
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

Tightly-Coupled Memory Interface
5.5.4
5-24
Sequential ROM example
ARM926EJ-S
The diagram in Figure 5-16 on page 5-25 shows an example of a TCM sub-system that
uses wait states for nonsequential accesses. The ROM used to hold instructions can
cycle at the same frequency as the ARM926EJ-S processor it is interfaced to. However,
the memory access time for the ROM (time from chip-select/address to data out) is not
fast enough to be directly interfaced to the ARM926EJ-S processor.
DRADDR[17:0]
DRWD[31:0]
DRWBL[3:0]
DRSIZE[3:0]
DRRD[31:0]
Copyright © 2001-2003 ARM Limited. All rights reserved.
DRnRW
DRWAIT
DRSEQ
DRCS
DRADDR[14]
b1000
CLK
DIN[31:0] BW[3:0]
CLK
CS DOUT[31:0]
WE
RAM 64KB
Bank 1
A[13:0]
DRADDR[14]
Figure 5-15 Optimizing for speed
DIN[31:0] BW[3:0]
CLK
CS DOUT[31:0]
WE
RAM 64KB
DRWD[31:0]
Bank 0
A[13:0]
DRADDR[13:0]
ARM DDI0198D
DRWBL[3:0]