AD9260 Analog Devices, AD9260 Datasheet - Page 25

no-image

AD9260

Manufacturer Part Number
AD9260
Description
16-Bit High Speed Oversampled A/D Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9260

Resolution (bits)
16bit
# Chan
1
Sample Rate
2.5MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
4 V p-p
Adc Architecture
Sigma-Delta
Pkg Type
QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9260AS
Manufacturer:
AD
Quantity:
672
Part Number:
AD9260AS
Manufacturer:
ADI
Quantity:
10 736
Company:
Part Number:
AD9260AS
Quantity:
50
Part Number:
AD9260ASZ
Manufacturer:
ADI
Quantity:
100
Part Number:
AD9260ASZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9260ASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9260ASZ
Quantity:
80
Part Number:
AD9260ASZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Figure 61 illustrates the analog input structure of the AD9260.
For the moment, ignore the presence of the parasitic capacitors
CPA and CPB. The effects of these parasitic capacitors will be
discussed near the end of this section. The switched capacitors,
CS1 and CS2, sample the input voltages applied on pins VINA
and VINB. These capacitors are connected to input pins VINA
and VINB when CLK is low. When CLK rises, a sample of the
input signal is taken on capacitors CS1 and CS2. When CLK is
high, capacitors CS1 and CS2 are connected to the Analog
Modulator. The modulator precharges capacitors CS1 and CS2
to minimize the amount of charge required from any circuit
used in combination with the AD9260 to drive input pins VINA
and VINB. This reduces the input drive requirements of the
analog circuitry driving pins VINA and VINB. The Analog
Modulator precharges the voltages across capacitors CS1 and
CS2, approximately equal to a delayed version of the input
signal. When capacitors CS1 and CS2 are connected to input
pins VINA and VINB, the differential charge, Q(n), on these
capacitors is given in the following equation,
where q1 and q2 are the individual charges stored on capacitors
CS1 and CS2 respectively, and CS is the capacitance value of
CS1 and CS2. When capacitors CS1 and CS2 are connected to
the Analog Modulator during the preceding precharge clock
phase, the capacitors are precharged equal to an approximation
of a previous sample of the input signal. Consequently the
differential charge on these capacitors while CLK is high is
given in the following equation,
where VCORE(delay) is the value of VCORE sampled during a
previous period of CLK, and Vdelta is the sigma-delta error
voltage left on the capacitors. Vdelta is a natural artifact of the
sigma-delta feedback techniques utilized in the Analog
Modulator of the AD9260. It is a small random voltage term
that changes every clock period and varies from 0 to ±0.05
×VREF.
The analog circuitry used to drive the input pins of the AD9260
must respond to the charge glitch that occurs when capacitors
CS1 and CS2 are connected to input pins VINA and VINB. This
VINA
VINB
Q
Q
(
(
n
n
CPA2
CPA1
)
− ) 1
=
q
=
1
CS
q
Figure 61. Detailed Analog Input Structure
2
×
SS2
SS1
=
VCORE
CS
×
CPB1
CPB2
VCORE
(
delay
CS2
CS1
)
+
SH4
SH3
CS
×
Vdelta
SH1
SH2
SS3
SS4
MODULATOR
ANALOG
(6)
(7)
Rev. C | Page 25 of 44
circuitry must provide additional charge, qdelta, to capacitors
CS1 and CS2, which is the difference between the precharged
value, Q(n–1), and the new value, Q(n), as given in the
following equation,
DRIVING THE INPUT
Transient Response
The charge glitch occurs once at the beginning of every period
of the input CLK (falling edge), and the sample is taken on
capacitors CS1 and CS2 exactly one-half period later (rising
edge). Figure 62 presents a typical input waveform applied to
input Pins VINA and VINB of the AD9260.
Figure 62 illustrates the effect of the charge glitch when a source
with nonzero output impedance is used to drive the input pins.
This source must be capable of settling from the charge glitch in
one-half period of the CLK. Unfortunately, the MOS switches
used in any CMOS-switched capacitor circuit (including those
in the AD9260) include nonlinear parasitic junction
capacitances connected to their terminals. Figure 61 also
illustrates the parasitic capacitances, Cpa1, Cpb1, Cpa2, and
Cpb2, associated with the input switches.
Parasitic capacitor Cpa1 and Cpa2 are always connected to Pins
VINA and VINB and therefore do not contribute to the glitch
energy. Parasitic capacitors Cpb1 and Cpb2, on the other hand,
cause a charge glitch that adds to that of input capacitors CS1
and CS2 when they are connected to input Pins VINA and
VINB. The nonlinear junction capacitance of Cpb1 and Cpb2
cause charge glitch energy that is nonlinearily related to the
input signal. Therefore, linear settling is difficult to achieve
unless the input source completely settles during one-half
period of CLK. A portion of the glitch impulse energy kicked
back at the source is not linearly related to the input signal.
Therefore, the best way to ensure that the input signal settles
linearly is to use wide bandwidth circuitry, which settles as
completely as possible from the glitch during one-half period of
the CLK.
The AD9260 utilizes a proprietary clock-boosted boot-
strapping technique to reduce the nonlinear parasitic
Qdelta
Qdelta
VINA-VINB
CLOCK
=
=
Q
CS
( )
n
×
TRACK SAMPLE TRACK SAMPLE TRACK SAMPLE TRACK SAMPLE
[
VCORE
Figure 62. Typical Input Waveform
Q
(
n
1
)
VCORE
(
delay
)
+
Vdelta
AD9260
]
(8)
(9)

Related parts for AD9260