AD5306 Analog Devices, AD5306 Datasheet - Page 18

no-image

AD5306

Manufacturer Part Number
AD5306
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD5306

Resolution (bits)
8bit
Dac Update Rate
167kSPS
Dac Settling Time
6µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
I2C/Ser 2-wire,Ser

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5306
Manufacturer:
ST
Quantity:
290
Part Number:
AD53060X
Manufacturer:
XILINX
0
Part Number:
AD53062X
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD53063-02
Manufacturer:
AD
Quantity:
1
Part Number:
AD53063-02
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD53064-03
Quantity:
8
Part Number:
AD53064-03
Manufacturer:
ST
Quantity:
143
Part Number:
AD53064-03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD53064X
Quantity:
7
Part Number:
AD53065-03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5306ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5306/AD5316/AD5326
WRITE OPERATION
When writing to the AD5306/AD5316/AD5326 DACs, the user
must begin with an address byte (R/ W = 0), after which the DAC
acknowledges that it is prepared to receive data by pulling SDA
low. This address byte is followed by the pointer byte, which is
also acknowledged by the DAC. Two bytes of data are then
written to the DAC, as shown in Figure 33. A stop condition
follows.
SDA
SDA
SCL
SCL
CONDITION
MASTER
START
SDA
SDA
SDA
SCL
SCL
SCL
CONDITION
BY
MASTER
START
BY
0
CONDITION
REPEATED
MOST SIGNIFICANT DATA BYTE
MASTER
START
MSB
BY
0
MSB
0
0
0
0
0
0
LEAST SIGNIFICANT DATA BYTE
ADDRESS BYTE
ADDRESS BYTE
1
ADDRESS BYTE
0
1
1
1
1
A1
A1
1
A0
A0
A1
Figure 34. Readback Sequence
R/W
R/W
LSB
A0
Figure 33. Write Sequence
LSB
AD533x
Rev. F | Page 18 of 24
AD53x6
AD53x6
ACK
ACK
ACK
BY
BY
MASTER
BY
R/W
ACK
NO
BY
AD53x6
MSB
MSB
ACK
X
BY
X
LEAST SIGNIFICANT DATA BYTE
MSB
CONDITION
MASTER
READ OPERATION
When reading data back from the AD5306/AD5316/AD5326
DACs, the user begins with an address byte (R/ W = 0), after
which the DAC acknowledges that it is prepared to receive data
by pulling SDA low. This address byte is usually followed by the
pointer byte, which is also acknowledged by the DAC. Following
this, there is a repeated start condition by the master, and the
address is resent with R/ W = 1. This is acknowledged by the
DAC, indicating that it is prepared to transmit data. Two bytes
of data are then read from the DAC, as shown in Figure 34. A
stop condition follows.
STOP
X
MSB
BY
X
POINTER BYTE
POINTER BYTE
DATA BYTE
LSB
LSB
AD53x6
LSB
ACK
BY
AD53x6
AD53x6
ACK
ACK
BY
LSB
BY
MASTER
ACK
BY
CONDITION
MASTER
STOP
BY

Related parts for AD5306