ADUC814 Analog Devices, ADUC814 Datasheet - Page 25

no-image

ADUC814

Manufacturer Part Number
ADUC814
Description
Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 8kB Flash + 6-Ch 12-Bit ADC + Dual 12-Bit DAC
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC814

Mcu Core
8052
Mcu Speed (mips)
1.3
Sram (bytes)
256Bytes
Gpio Pins
17
Adc # Channels
6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC814ARU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC814ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC814ARUZ-REEL7
Quantity:
2 200
Part Number:
ADUC814BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
DRIVING THE ADC
The ADC incorporates a successive approximation architecture
(SAR) involving a charge-sampled input stage. Each ADC con-
version is divided into two distinct phases as defined by the
position of the switches in Figure 25. During the sampling
phase (with SW1 and SW2 in the track position), a charge
proportional to the voltage on the analog input is developed
across the input sampling capacitor. During the conversion
phase (with both switches in the hold position), the capacitor
DAC is adjusted via internal SAR logic until the voltage on
Node A is zero, indicating that the sampled charge on the input
capacitor is balanced out by the charge being output by the
capacitor DAC. The digital value finally contained in the SAR is
then latched out as the result of the ADC conversion. Control of
the SAR, and timing of acquisition and sampling modes, is han-
dled automatically by built-in ADC control logic. Acquisition and
conversion times are also fully configurable under user control.
Note that whenever a new input channel is selected, a residual
charge from the 32 pF sampling capacitor places a transient on
the newly selected input. The signal source must be capable of
recovering from this transient before the sampling switches
click into hold mode. Delays can be inserted in software
(between channel selection and conversion request) to account
for input stage settling, but a hardware solution alleviates this
burden from the software design task and ultimately results in a
cleaner system implementation.
One hardware solution is to choose a very fast settling op amp
to drive each analog input. Such an op amp would need to fully
settle from a small signal transient in less than 300 ns in order
to guarantee adequate settling under all software configurations.
A better solution, recommended for use with any amplifier, is
shown in Figure 26.
AGND
AIN5
AIN0
TRACK
HOLD
200Ω
200Ω
Figure 25. Internal ADC Structure
AGND
DAC1
DAC0
TEMPERATURE MONITOR
V
REF
TRACK
32pF
ADuC814
HOLD
COMPARATOR
CAPACITOR
INTERNAL
CHANNELS
DAC
Rev. A | Page 25 of 72
At first glance the circuit in Figure 26 may look like a simple
anti-aliasing filter, it actually serves no such purpose. Though
the R/C does help to reject some incoming high frequency noise,
its primary function is to ensure that the transient demands of
the ADC input stage are met. It does so by providing a capacitive
bank from which the 32 pF sampling capacitor can draw its
charge. Since the 0.1 µF capacitor in Figure 26 is more than
3000 times the size of the 32 pF sampling capacitor, its voltage
does not change by more than one count of the 12-bit transfer
function when the 32 pF charge from a previous channel is
dumped onto it. A larger capacitor can be used if desired, but
care needs to be taken if choosing a larger resistor (see Table 9).
The Schottky diodes in Figure 26 may be necessary to limit the
voltage applied to the analog input pin as per the Absolute
Maximum Ratings. They are not necessary if the op amp is
powered from the same supply as the ADuC814 because, in that
case, the op amp is unable to generate voltages above V
below ground. An op amp of some kind is necessary unless the
signal source is very low impedance to begin with. DC leakage
currents at the ADuC814 analog inputs can cause measurable
dc errors with external source impedances as little as 100 Ω or
so. To ensure accurate ADC operation, keep the total source
impedance at each analog input less than 61 Ω. Table 9 illustrates
examples of how source impedance can affect dc accuracy.
Table 9. Source Impedance Errors
Source
Impedance
61 Ω
610 Ω
Although Figure 26 shows the op amp operating at a gain of 1,
you can configure it for any gain needed. Also, you can just as
easily use an instrumentation amplifier in its place to condition
differential signals. Use any modern amplifier that is capable of
delivering the signal (0 V to V
Some single-supply, rail-to-rail op-amps that are useful for this
purpose include, but are certainly not limited to, the ones given
in Table 10. Check the Analog Devices literature (CD ROM data
book, etc.) for details on these and other op amps and
instrumentation amps.
Figure 26. Buffering Analog Inputs
Error from 1 µA
Leakage Current
61 µV = 0.1 LSB
610 µV = 1 LSB
10Ω
0.1µF
REF
) with minimal saturation.
AIN0
ADuC814
Error from 10 µA
Leakage Current
610 µV = 1 LSB
6.1 mV = 10 LSB
ADuC814
DD
or

Related parts for ADUC814