ADUC7019 Analog Devices, ADUC7019 Datasheet - Page 63

no-image

ADUC7019

Manufacturer Part Number
ADUC7019
Description
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC7019

Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Sram (bytes)
8192Bytes
Gpio Pins
14
Adc # Channels
5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7019BCPZ
Quantity:
750
Table 70. PWMCFG Register
Name
PWMCFG
PWMCFG is a gate chopping register.
Table 71. PWMCFG MMR Bit Descriptions
Bit
15:10
9
8
7:0
Table 72. PWMEN Register
Name
PWMEN
PWMEN allows enabling of channel outputs and crossover. See
its bit definitions in Table 73.
Table 73. PWMEN MMR Bit Descriptions
Bit
8
7
6
5
4
3
2
1
0
Name
0H0L_XOVR
1H1L_XOVR
2H2L_XOVR
0L_EN
0H_EN
1L_EN
1H_EN
2L_EN
2H_EN
Name
CHOPLO
CHOPHI
GDCLK
Address
0xFFFFFC10
Address
0xFFFFFC20
Description
Channel 0 output crossover enable bit.
Set to 1 by user to enable Channel 0 output
crossover. Cleared to 0 by user to disable
Channel 0 output crossover.
Channel 1 output crossover enable bit.
Set to 1 by user to enable Channel 1 output
crossover. Cleared to 0 by user to disable
Channel 1 output crossover.
Channel 2 output crossover enable bit.
Set to 1 by user to enable Channel 2 output
crossover. Cleared to 0 by user to disable
Channel 2 output crossover.
0L output enable bit. Set to 1 by user to
disable the 0L output of the PWM. Cleared to 0
by user to enable the 0L output of the PWM.
0H output enable bit. Set to 1 by user to
disable the 0H output of the PWM. Cleared to
0 by user to enable the 0H output of the PWM.
1L output enable bit. Set to 1 by user to
disable the 1L output of the PWM. Cleared to 0
by user to enable the 1L output of the PWM.
1H Output Enable Bit. Set to 1 by user to
disable the 1H output of the PWM. Cleared to
0 by user to enable the 1H output of the PWM.
2L output enable bit. Set to 1 by user to
disable the 2L output of the PWM. Cleared to 0
by user to enable the 2L output of the PWM.
2H output enable bit. Set to 1 by user to
disable the 2H output of the PWM. Cleared to
0 by user to enable the 2H output of the PWM.
Description
Reserved.
Low-side gate chopping enable bit.
High-side gate chopping enable bit.
PWM gate chopping period (unsigned).
Default Value
0x0000
Default Value
0x0000
Access
R/W
Access
R/W
Rev. D | Page 63 of 96
Table 74. PWMDAT0 Register
Name
PWMDAT0
PWMDAT0 is an unsigned 16-bit register for switching period.
Table 75. PWMDAT1 Register
Name
PWMDAT1
PWMDAT1 is an unsigned 10-bit register for dead time.
Table 76. PWMCHx Registers
Name
PWMCH0
PWMCH1
PWMCH2
PWMCH0, PWMCH1, and PWMCH2 are channel duty cycles
for the three phases.
Table 77. PWMDAT2 Register
Name
PWMDAT2
PWMDAT2 is an unsigned 10-bit register for PWM sync
pulse width.
GENERAL-PURPOSE INPUT/OUTPUT
The ADuC7019/20/21/22/24/25/26/27/28/29 provide 40 general-
purpose, bidirectional I/O (GPIO) pins. All I/O pins are 5 V
tolerant, meaning the GPIOs support an input voltage of 5 V.
In general, many of the GPIO pins have multiple functions (see
Table 78 for the pin function definitions). By default, the GPIO
pins are configured in GPIO mode.
All GPIO pins have an internal pull-up resistor (of about
100 kΩ), and their drive capability is 1.6 mA. Note that a
maximum of 20 GPIOs can drive 1.6 mA at the same time.
Using the GPxPAR registers, it is possible to enable/disable
the pull-up resistors for the following ports: P0.0, P0.4, P0.5,
P0.6, P0.7, and the eight GPIOs of P1.
The 40 GPIOs are grouped in five ports, Port 0 to Port 4 (Port x).
Each port is controlled by four or five MMRs.
Note that the kernel changes P0.6 from its default configuration
at reset (MRST) to GPIO mode. If MRST is used for external
circuitry, an external pull-up resistor should be used to ensure
that the level on P0.6 does not drop when the kernel switches
mode. Otherwise, P0.6 goes low for the reset period. For
example, if MRST is required for power-down, it can be
reconfigured in GP0CON MMR.
The input level of any GPIO can be read at any time in the
GPxDAT MMR, even when the pin is configured in a mode
other than GPIO. The PLA input is always active.
When the ADuC7019/20/21/22/24/25/26/27/28/29 part enters a
power-saving mode, the GPIO pins retain their state.
ADuC7019/20/21/22/24/25/26/27/28/29
Address
0xFFFFFC08
Address
0xFFFFFC0C
Address
0xFFFFFC14
0xFFFFFC18
0xFFFFFC1C
Address
0xFFFFFC24
Default Value
0x0000
Default Value
0x0000
Default Value
0x0000
0x0000
0x0000
Default Value
0x0000
Access
R/W
Access
R/W
Access
R/W
R/W
R/W
Access
R/W

Related parts for ADUC7019