TMPM380FWFG Toshiba, TMPM380FWFG Datasheet - Page 373
TMPM380FWFG
Manufacturer Part Number
TMPM380FWFG
Description
Manufacturer
Toshiba
Datasheet
1.TMPM380FWDFG.pdf
(700 pages)
Specifications of TMPM380FWFG
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
128K
Rom Type
Flash
Ram (kbytes)
12K
Number Of Pins
100
Package
LQFP(14×14)
Vcc
5V
Cpu Mhz
40
Ssp (ch) Spi
2
I2c/sio (ch)
2
Uart/sio (ch)
5
Usb
-
Can
-
Ethernet
-
External Bus Interface
N
Cs/wait Controller (ch)
-
Dma Controller
2
10-bit Da Converter
-
10-bit Ad Converter
-
12-bit Ad Converter
18
16-bit Timer / Counter
8
Motor / Igbt Control
Y
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
Y
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
-
Comparators
-
Low-voltage Detector
Y
Etm Hardware Trace
2-bit
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMPM380FWFG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
- Current page: 373 of 700
- Download datasheet (5Mb)
13 Serial channel (UART/SIO)
13.3.16 Direction of Data Transfer
13.3.17 Stop Bit Length
13.3.18 Status Flag
In the I/O interface mode, the direction of data transfer can be switched between “MSB first”
and “LSB first” by the data transfer direction setting bit <DRCHG> of the SC0MOD2 serial
mode control register 2. Don't switch the direction when data is being transferred.
In the UART transmission mode, the stop bit length can be set to either 1 or 2 bits by bit 4
<SBLEN> of the SC0MOD2 register. The length of the STOP bit data is determined as
one-bit when it is received regardless of the setting of this bit.
If the double buffer function is enabled (SC0MOD2 <WBUF> = “1”), the bit 6 flag <RBFLL>
of the SC0MOD2 register indicates the condition of receive buffer full. When one frame of
data has been received and transferred from shift registers to buffers, this bit is set to “1” to
show that buffers are full (data is stored in the buffers). When the receive buffer is read by
CPU/DMAC, it is cleared to “0.” If <WBUF> is set to “0,” this bit is insignificant and must not
be used as a status flag. When double buffering is enabled (SC0MOD2 <WBUF> = “1”), the
bit 7 flag <TBEMP> of the SC0MOD2 register indicates that Transmit Buffer is empty. When
data is moved from Transmit Buffer to Transmit shift register, this bit is set to “1” indicating
that Transmit Buffer is now empty. When data is set to the transmit buffer by CPU/DMAC,
the bit is cleared to “0.” If <WBUF> is set to “0,” this bit is insignificant and must not be used
as a status flag.
TMPM380/M382 - 24 / 52 -
TMPM380/M382
Related parts for TMPM380FWFG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet: