FDMF6705B Fairchild Semiconductor, FDMF6705B Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FDMF6705B
Manufacturer Part Number
FDMF6705B
Description
Manufacturer
Fairchild Semiconductor
Datasheet
1.FDMF6705B.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FDMF6705B
Manufacturer:
SPANSION
Quantity:
101
Part Number:
FDMF6705B
Manufacturer:
FSC
Quantity:
20 000
© 2011 Fairchild Semiconductor Corporation
FDMF6705B • Rev. 1.0.2
Pin Configuration
Pin Definitions
9 - 14, 42
5, 37, 41
15, 29 -
16 – 28
35, 43
Pin #
36
38
39
40
1
2
3
4
6
7
8
SMOD#
THWN#
PHASE Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.
Name
VSWH
CGND IC ground. Ground return for driver IC.
PGND
DISB#
VDRV
BOOT
VCIN
PWM
VIN
GH
NC
GL
Figure 3. Bottom View
When SMOD#=HIGH, the low-side driver is the inverse of PWM input. When SMOD#=LOW,
the low-side driver is disabled. This pin has a 10µA internal pull-up current source. Do not add a
noise filter capacitor.
IC bias supply. Minimum 1µF ceramic capacitor is recommended from this pin to CGND.
Power for gate driver. Minimum 1µF ceramic capacitor is recommended, connected as close as
possible from this pin to CGND.
Bootstrap supply input. Provides voltage supply to high-side MOSFET driver. Connect a
bootstrap capacitor from this pin to PHASE.
For manufacturing test only. This pin must float; must not be connected to any pin.
No connect. The pin is not electrically connected internally, but can be connected to VIN for
convenience.
Power input. Output stage supply voltage.
Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point
for the adaptive shoot-through protection.
Power ground. Output stage ground. Source pin of low-side MOSFET.
For manufacturing test only. This pin must float; must not be connected to any pin.
Thermal warning flag, open collector output. When temperature exceeds the trip limit, the
output is pulled LOW. THWN# does not disable the module.
Output disable. When LOW, this pin disables power MOSFET switching (GH and GL are held
LOW). This pin has a 10µA internal pull-down current source. Do not add a noise filter
capacitor.
PWM signal input. This pin accepts a three-state logic-level PWM signal from the controller.
3
Description
Figure 4. Top View
www.fairchildsemi.com