74ABT16245CMTD Fairchild Semiconductor, 74ABT16245CMTD Datasheet

IC TRANSCVR TRI-ST 16BIT 48TSSOP

74ABT16245CMTD

Manufacturer Part Number
74ABT16245CMTD
Description
IC TRANSCVR TRI-ST 16BIT 48TSSOP
Manufacturer
Fairchild Semiconductor
Series
74ABTr
Datasheet

Specifications of 74ABT16245CMTD

Logic Type
Transceiver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
8
Current - Output High, Low
32mA, 64mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ABT16245CMTD
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74ABT16245CMTDX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 2005 Fairchild Semiconductor Corporation
74ABT16245CSSC
74ABT16245CMTD
74ABT16245
16-Bit Transceiver with 3-STATE Outputs
General Description
The ABT16245 contains sixteen non-inverting bidirectional
buffers with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. Each
byte has separate control inputs which can be shorted
together for full 16-bit operation. The T/R inputs determine
the direction of data flow through the device. The OE inputs
disable both the A and B ports by placing them in a high
impedance state.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
Pin Names
OE
T/R
A
B
0
0
–A
–B
n
n
15
15
Output Enable Input (Active LOW)
Transmit/Receive Input
Side A Inputs/Outputs
Side B Inputs/Outputs
Package Number
MS48A
MTD48
Description
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
DS010986
Features
Connection Diagram
Bidirectional non-inverting buffers
Separate control logic for each byte
16-bit version of the ABT245
A and B output sink capability of 64 mA, source
capability of 32 mA
Guaranteed output skew
Guaranteed multiple output switching specifications
Output switching specified for both 50 pF and
250 pF loads
Guaranteed simultaneous switching noise level and
Guaranteed latchup protection
High impedance glitch free bus loading during entire
power up and power down cycle
Non-destructive hot insertion capability
dynamic threshold performance
Package Description
April 1992
Revised May 2005
www.fairchildsemi.com

Related parts for 74ABT16245CMTD

74ABT16245CMTD Summary of contents

Page 1

... Package Number 74ABT16245CSSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 74ABT16245CMTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. ...

Page 2

Truth Tables Inputs Outputs OE T Bus B –B Data to Bus Bus A –A Data to Bus HIGH-Z State Inputs Outputs OE ...

Page 3

Absolute Maximum Ratings Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V Pin Potential to Ground Pin CC Input Voltage (Note 2)  Input Current (Note Voltage Applied to Any Output in the Disabled ...

Page 4

DC Extended Electrical Characteristics Symbol Parameter V Quiet Output Maximum Dynamic V OLP OL V Quiet Output Minimum Dynamic V OLV OL V Minimum HIGH Level Dynamic Output Voltage OHV V Minimum HIGH Level Dynamic Input Voltage IHD V Maximum ...

Page 5

Skew Symbol Parameter t Pin to Pin Skew OSHL (Note 13) HL Transitions t Pin to Pin Skew OSLH (Note 13) LH Transitions t Duty Cycle PS (Note 14) LH–HL Skew t Pin to Pin Skew OST (Note 13) LH/HL ...

Page 6

AC Loading *Includes jig and probe capacitance FIGURE 1. Standard AC Test Load Amplitude 3.0V FIGURE 3. Test Input Signal Requirements AC Waveforms FIGURE 4. 3-STATE Output HIGH and LOW Enable and Disable Times FIGURE 5. Propagation Delay, Pulse Width ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...

Related keywords