STG3000X-RIVA128 STMicroelectronics, STG3000X-RIVA128 Datasheet - Page 21

no-image

STG3000X-RIVA128

Manufacturer Part Number
STG3000X-RIVA128
Description
128-BIT 3D MULTIMEDIA ACCELERATOR
Manufacturer
STMicroelectronics
Datasheet
128-BIT 3D MULTIMEDIA ACCELERATOR
5
5.1
The RIVA 128 supports a glueless interface to PCI 2.1 with both master and slave capabilities. The host
interface is fully compliant with the 32-bit PCI 2.1 specification.
The Multimedia Accelerator supports PCI bus operation up to 33MHz with zero-wait state capability and
full bus mastering capability handling burst reads and burst writes.
Figure 10. PCI interface pin connections
Table 3. PCI bus commands supported by the RIVA 128
Bus master
Memory read and write
Memory read line
Memory read multiple
PCI 2.1 LOCAL BUS INTERFACE
RIVA 128 PCI INTERFACE
PCICBE[3:0]#
PCIDEVSEL#
PCIAD[31:0]
PCIFRAME#
PCITRDY#
PCISTOP#
PCIIRDY#
PCIIDSEL
PCIINTA#
PCIREQ#
PCIGNT#
PCIRST#
PCIPAR
PCICLK
32
4
Bus slave
Memory read and write
I/O read and write
Configuration read and write
Memory read line
Memory read multiple
Memory write invalidate
RIVA 128
RIVA 128
21/77

Related parts for STG3000X-RIVA128