XC3S502 Xilinx Corp., XC3S502 Datasheet - Page 151

no-image

XC3S502

Manufacturer Part Number
XC3S502
Description
Spartan-3 Fpga Family Complete Data Sheet
Manufacturer
Xilinx Corp.
Datasheet
User I/Os by Bank
Table 98
tributed between the eight I/O banks on the FG320 pack-
age.
Table 98: User I/Os Per Bank in FG320 Package
DS099-4 (v2.2) May 25, 2007
Product Specification
Package Edge
Bottom
Right
Top
Left
indicates how the available user-I/O pins are dis-
R
I/O Bank
0
1
2
3
4
5
6
7
Maximum
I/O
26
26
29
29
27
26
29
29
Maximum
LVDS
Pairs
11
11
14
14
11
11
14
14
www.xilinx.com
I/O
19
19
23
23
13
13
23
23
DUAL
0
0
0
0
6
6
0
0
All Possible I/O Pins by Type
Spartan-3 FPGA Family: Pinout Descriptions
DCI
2
2
2
2
2
2
2
2
VREF
3
3
4
4
4
3
4
4
GCLK
2
2
0
0
2
2
0
0
151

Related parts for XC3S502