FAN5660 Fairchild Semiconductor, FAN5660 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FAN5660
Manufacturer Part Number
FAN5660
Description
Monolithic Inductorless CMOS DC/DC Converter
Manufacturer
Fairchild Semiconductor
Datasheet
1.FAN5660.pdf
(9 pages)
Application Information
The FAN5660 capacitive charge pump circuit either inverts,
splits or doubles the input voltage (see Typical Applications).
For highest performance, capacitors with low effective series
resistance (ESR) should be used (see Capacitor Selection
section for more details). When using the inverting mode
with a supply voltage less than 2V, LV may be connected to
VSS. This bypasses the internal regulator circuitry and
provides best performance in low-voltage applications.
When using the inverter mode with a supply voltage above
2V, LV must be left open.
Negative Voltage Converter
The most common application of the FAN5660 is as a charge
pump voltage inverter. The operating circuit uses only two
identical external capacitors, C1 and C2 (see Typical
Circuits). Even though its output is not actively regulated,
the FAN5660 is very insensitive to load current changes.
A typical output source resistance of
input of +5V the output voltage is -5V under light load, and
decreases only to 4.5V with a load of 100mA.
Capacitors selection
Low ESR capacitors should be used at the output of
FAN5660 to minimize output ripple, output resistance and to
maximize efficiency. This can be achieved using ceramic
capacitors, but certain types of tantalum capacitors may be
sufficient. Output ripple voltage is calculated observing that
the output current is solely supplied from capacitor C2
during one-half of the charge-pump cycle. This introduces a
peak-to-peak ripple of:
V
For example, for a nominal f= 5kHz and C2 = 100µF with an
ESR of 0.05 , ripple is approximately 100mV with a
100mA load current. If C2 is raised to 470µF, the ripple
drops to approximately 25mV.
REV. 1.0.2 3/28/02
RIPPLE
= I
VSH
/(2f x C2 ) + I
VSH
(ESR C2)
means that with an
Positive Voltage Doubler
The FAN5660 operates in the voltage-doubling mode as
shown in Figure 2. The no-load output is 2 V
Positive Voltage Splitter
The FAN5660 operates in voltage splitting mode as shown
Figure 3. The no-load output is V
Changing Oscillator Frequency
Three modes control the FAN5660’s clock frequency, as
listed below:
When FC and SYNC are unconnected (open), the Oscillator
runs at 5kHz. When FC is connected to V+, the Oscillator
frequency increases 10 times. In the inverter mode, SYNC
may also be overdriven by an external clock source. A square
wave signal of 2V peak-to-peak typical may be applied to
SYNC via a 2 to 5nF capacitor to overdrive the internal
oscillator. When SYNC is overdriven, FC has no effect. In
some applications, the 5kHz output ripple frequency may be
low enough to interfere with other circuitry. If desired, the
Oscillator frequency can then be increased through use of the
FC pin or an external Oscillator as described above. Increas-
ing the clock frequency increases the FAN5660’s quiescent
current, but also allows smaller capacitance value to be used
for C1 and C2.
FC = V+
Open
Open
FC
External
SYNC
Clock
Open
Open
IN
Oscillator frequency
/2.
External Clock
Frequency
50kHz
5kHz
IN
.
FAN5660
7