L64777 LSI Logic Corporation, L64777 Datasheet - Page 24
L64777
Manufacturer Part Number
L64777
Description
DVB Qam Modulator
Manufacturer
LSI Logic Corporation
Datasheet
1.L64777.pdf
(124 pages)
- Current page: 24 of 124
- Download datasheet (989Kb)
2.3.4 Serial Microprocessor Interface
2.4 Input Synchronization
2-10
A bidirectional microprocessor interface allows write and confidence
read-back of internal registers. No interaction during operation is required
with the microprocessor, but all registers must be configured after a
RESET to guarantee proper operation of the device. A default setup that
requires no microprocessor download is built in for 64 QAM.
In the L64777, the Group 2 register 0 acts as a sequential download
register that feeds the 196 bytes of filter coefficients. After every write,
the user can read back the last written coefficient to verify the tail entry
of the coefficients shift register. The L64777 uses all other registers
nonsequentially; these can be read back directly.
The L64777 transport interface reads the data stream from the transport
source, identifies the position of the synchronization bytes, and strips off
invalid data. The transport interface can operate in either Parallel or
Serial mode.
The L64777 can synchronize the transport interface in two ways. In both
modes, it works synchronously with ICLK and reads all signals, including
input data, on the raising edge of ICLK.
The transport interface also can apply the signal DVALIDIN, indicating
valid input data, to allow gaps between input bytes. To avoid cyclic buffer
overrun or underrun, the average data input rate, measured over the
programmed block length, must not differ from the nominal payload rate
of the generated QAM signal. The circular buffer inside the L64777
allows a maximum 64-byte compensation of the input stream.
Modulator Architecture
In external synchronization mode, the transport interface specifies
the position of the external sync byte by asserting FSTARTIN HIGH
during sync byte input. In serial mode, the interface must assert the
signal HIGH during the first bit (MSB) of the input stream.
In internal synchronization mode, the L64777 does not require a
block start indication and finds the position of the programmed sync
byte automatically.
Related parts for L64777
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation