74ABT16543CMTD Fairchild Semiconductor, 74ABT16543CMTD Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74ABT16543CMTD
Manufacturer Part Number
74ABT16543CMTD
Description
IC RGD TRNSVR 3-ST 16BIT 56TSSOP
Manufacturer
Fairchild Semiconductor
Series
74ABTr
Datasheet
1.74ABT16543CSSC.pdf
(7 pages)
Specifications of 74ABT16543CMTD
Logic Type
Registered Transceiver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
8
Current - Output High, Low
32mA, 64mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.fairchildsemi.com
Logic Symbol
Functional Description
The ABT16543 contains two sets of D-type latches, with
separate input and output controls for each. For data flow
from A to B, for example, the A to B Enable (CEAB) input
must be low in order to enter data from the A port or take
data from the B-Port as indicated in the Data I/O Control
Table. With CEAB low, a low signal on (LEAB) input makes
the A to B latches transparent; a subsequent low to high
transition of the LEAB line puts the A latches in the storage
Logic Diagrams
Please note that this diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
Byte 1 (0:7)
2
Data I/O Control Table
H
L
X
A-to-B data flow shown;
mode and their outputs no longer change with the A inputs.
With CEAB and OEAB both low, the B output buffers are
active and reflect the data present on the output of the A
latches. Control of data flow from B to A is similar, but using
the CEBA, LEBA and OEBA. Each byte has separate con-
trol inputs, allowing the device to be used as two 8-bit
transceivers or as one 16-bit transceiver.
Please note that this diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
CEAB
B-to-A flow control is the same, except using CEBA
LOW Voltage Level
HIGH Voltage Level
Immaterial
H
X
X
L
L
n
LEAB
Inputs
H
X
X
X
L
n
OEAB
H
X
X
X
L
Byte 2 (8:15)
n
Latch Status Output Buffers
Transparent
(Byte n)
Latched
Latched
—
—
n
, LEBA
(Byte n)
HIGH Z
HIGH Z
Driving
n
and OEBA
—
—
n