IDT88P8344 Integrated Device Technology, IDT88P8344 Datasheet - Page 57

• Manufacturer Part Number: IDT88P8344
• Description: Spi Exchange 4 X Spi-3 To Spi-4 Issue 1.0
• Manufacturer: Integrated Device Technology

9.3.1 Block base 0x0000 registers
SPI-3 ingress LP to LID map (Block_base 0x0000 +
Register_offset 0x00 to 0xFF)
registers, one per potential SPI-3 LP. Only 64 LPs per SPI-3 physical interface
can be enabled. An attempt to enable more than 64 LPs per SPI-3 physical
interface or to assign an identical LID to more than one LP will be discarded
and an error code will be returned. The ENABLE bit is used to enable SPI-
3 logical ports. All data from non-enabled SPI-logical ports is discarded and
an inactive SPI-3 logical port event is generated. This event is directed towards
the PMON & DIAG module. Disabled ports always generate available status.
port. LID mapping for 64 out of 256 SPI-3 logical ports is supported on each
SPI-3 physical port. LPs in the SPI Exchange are 8 bits wide[7:0] and range
from 0 to 255. An example of mapping SPI-3 physical interface “A”, LP 0x08
to LID 0x05, activating the LID, and not using bit reversal is outlined.
+ Block_base 0x0000 + Register_offset 0x08 = 0x0008. Another example of
SPI-3 LP to LID mapping is to map SPI-3 “B”, LP 0xFF to LID 0x3F, write 0x7F
to register Module_base 0x2000 + Block_base 0x0000 + Register_offset
0xFF = 0x20FF.
number as the register address. Six bits support the 64 simultaneously active
LIDs per SPI-3 physical interface.
to this LID.
of the SPI-3 interface on a per-LID basis.
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
There are 256 SPI-3 ingress Logical Port (LP) to Logical Identifier (LID)
The Table 49 - SPI-3 ingress LP to LID Map assigns a LID to a SPI-3 logical
Perform an indirect write of 0x45 to register address Module_base 0x0000
The Initial Value column is the value of the register after reset.
LID
ENABLE
BIT_REVERSAL This bit is used to reverse the bit ordering of each byte
LID
ENABLE
BIT_REVERSAL
Field
The LID programmed is associated to the LP with the same
0=Disable bit reversal for this LID
1=Enable bit reversal for this LID
0=LID disabled
1=LID enabled
This bit is used to enable or disable the connection of this LP
Bits
5:0
6
7
Length
6
1
1
Initial Value
0x00
0b0
0b0
57
9.3.2 Block base 0x0200 registers
SPI-3 general configuration register (Block_base
0x0200 + Register_offset 0x00)
Each register has read and write access. The address for module A is 0x0200,
module B is 0x2200, module C is 0x4200, and module D is 0x6200. The bit fields
of the SPI-3 general configuration register are described in the following
paragraphs.
connecting to a transmission line-interface PHY, program the SPI Exchange for
Link mode. For connecting the SPI-3 interface to an NPU or other Link-mode
device, program the SPI-3 interface for PHY mode. Note that the four SPI-3
interfaces can be independently configured into either Link or PHY modes. The
SPI-3 ingress and egress of a given SPI-3 physical port will always be in the
same mode.
modes. A SPI-3 interface acting as a Link layer device can poll the attached PHY
device for up to 64 LPs if the attached PHY device supports the polling interface.
When attached to a PHY device that only supports byte mode, the four direct
status indicators can be used. Note that the four SPI-3 interfaces can be
independently configured into either BYTE or PACKET modes. When the SPI
Exchange is in PHY mode, the PACKET bit is used to select either a polled or
direct status response to the attached Link device.
to the state programmed into this bit. A port should be disabled to save power
if it is not used.
bit interface, according to the needs of the attached device. The SPI-3 ingress
and egress of a given SPI-3 physical port will always be of the same bus width.
There is one register for SPI-3 general configuration per SPI-3 interface.
LINK A SPI-3 interface can be used either in Link or PHY modes. For
PACKET A SPI-3 interface can be used either in BYTE or PACKET
SPI3_ENABLE A SPI-3 interface can be enabled or disabled according
BUSWIDTH
LINK
PACKET
SPI3_ENABLE
BUSWIDTH
EVEN_PARITY
PARITY_EN
Reserved
Reserved
WATERMARK
Reserved
Field
0= SPI-3 interface in PHY mode
1= SPI-3 interface in Link mode
0 = BYTE mode with direct status indication for up to 4 LPs [3:0]
1= PACKET mode with polled status for up to 64 LPs
0=SPI-3 Physical port disabled, outputs are in tristate
1=SPI-3 Physical port enabled
0=32 bit SPI-3 interface
1=8 bit SPI-3 interface
A SPI-3 interface can be used as either a single 8-bit or 32-
Bits
12:8
31:9
0
5
1
2
3
4
6
7
INDUSTRIAL TEMPERATURE RANGE
Length
19
1
1
1
1
1
1
1
1
5
Initial Value
APRIL 10, 2006
0x000
0x0F
0b0
0b1
0b0
0b0
0b0
0b1
0b0
0b0