LM3S101-CRN20-XNPT Luminary Micro, Inc., LM3S101-CRN20-XNPT Datasheet - Page 44

no-image

LM3S101-CRN20-XNPT

Manufacturer Part Number
LM3S101-CRN20-XNPT
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
6
6.1
6.1.1
6.1.2
6.1.2.1
6.1.2.2
March 22, 2006
System Control
System control determines the overall operation of the device. It provides information about the
device, controls the clocking of the device and individual peripherals, and handles reset detection
and reporting.
Functional Description
The System Control module provides the following capabilities:
Device Identification
Seven read-only registers provide software with information on the microcontroller, such as
version, part number, SRAM size, Flash size, and other features. See the DID0, DID1 and DC0-
DC4 registers starting on page 52.
Reset Control
This section discusses aspects of hardware functions during reset as well as system software
requirements following the reset sequence.
Reset Sources
The controller has six sources of reset:
1.
2.
3.
4.
5.
6.
After a reset, the Reset Cause (RESC) register (see page 69) is set with the reset cause. The bits
in this register are sticky and maintain their state across multiple reset sequences, except when an
external reset is the cause, and then all the other bits in the RESC register are cleared.
Note:
RST Pin Assertion
The external reset pin (RST) resets the controller. This resets the core and all the peripherals
except the JTAG TAP controller (see “JTAG Interface” on page 34). The external reset sequence is
as follows:
1.
2.
Device identification, see page 44
Local control, such as reset (see page 44), power (see page 47) and clock control (see
page 47)
System control (Run, Sleep, and Deep-Sleep modes), see page 49
External reset input pin (RST) assertion, see page 44.
Power-on reset (POR), see page 45.
Internal brown-out (BOR) detector, see page 45.
Software-initiated reset (with the Software Reset registers), see page 46.
A watchdog timer reset condition violation, see page 46.
Internal linear drop-out (LDO) regulator output, see page 47.
The external reset pin (RST) is asserted and then de-asserted.
After RST is de-assserted, the main crystal oscillator must be allowed to settle and there is an
internal main oscillator counter that takes from 15-30 ms to account for this. During this time,
internal reset to the rest of the controller is held active.
The main oscillator is used for external resets and power-on resets; the boot oscillator is
used during the boot process by internal reset and clock verification circuitry.
Preliminary
LM3S101 Data Sheet
44

Related parts for LM3S101-CRN20-XNPT