IDT72V3673L10PF IDT, Integrated Device Technology Inc, IDT72V3673L10PF Datasheet - Page 11

• Manufacturer Part Number: IDT72V3673L10PF
• Description: IC SYNCFIFO 8192X36 10NS 128TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: 72Vr

Specifications of IDT72V3673L10PF

• Function: Asynchronous, Synchronous
• Memory Size: 288K (8K x 36)
• Data Rate: 100MHz
• Access Time: 10ns
• Voltage - Supply: 3.15 V ~ 3.45 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 128-TQFP, 128-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 72V3673L10PF

TABLE 1 — FLAG PROGRAMMING
NOTE:
1. X register holds the offset for AE; Y register holds the offset for AF.
2. When this method of parallel programming is selected, Port A will assume Non-Interspersed Parity.
3. When IP Mode is selected, only parallel programming of the offset values via Port A, can be performed and Port A will assume Interspersed Parity.
4. IF parallel programming is selected during a Master Reset, then FS0 & FS1 must remain LOW during FIFO operation.
— PRESET VALUES
with one of the five preset values listed in Table 1, the flag select inputs must be
HIGH or LOW during a reset. For example, to load the preset value of 64 into
X and Y, FS0, FS1 and FS2 must be HIGH when RS1 returns HIGH. For
the relevant preset value loading timing diagram, see Figure 3.
— PARALLEL LOAD FROM PORT A
HIGH or LOW and FS0 and FS1 LOW during the LOW-to-HIGH transition of
RS1. The state of FS2 at this point of reset will determine whether the parallel
programming method has Intersp
Flag Offset setup. It is important to note that once parallel programming has been
selected during a Master Reset by holding both FS0 & FS1 LOW, these inputs
must remain LOW during all subsequent FIFO operation. They can only be
toggled HIGH when future Master Resets are performed and other program-
ming methods are desired.
in RAM. The first two write cycles load the offset registers in the order Y, X. On
the third write cycle the FIFO is ready to be loaded with a data word. See Figure
5, Parallel Programming of the Almost-Full Flag and Almost-Empty Flag
Offset Values after Reset (IDT Standard and FWFT modes), for a detailed
timing diagram. For Non-Interspersed Parity mode the Port A data inputs used
by the Offset registers are (A10-A0), (A11-A0), or (A12-A0) for the IDT72V3653,
IDT72V3663, or IDT72V3673, respectively. For Interspersed Parity mode the
Port A data inputs used by the Offset registers are (A11-A9, A7-A0), (A12-A9,
A7-A0), or (A13-A9, A7-A0) for the IDT72V3653, IDT72V3663, or IDT72V3673,
respectively. The highest numbered input is used as the most significant bit of
the binary number in each case. Valid programming values for the registers
range from 1 to 2,044 for the IDT72V3653; 1 to 4,092 for the IDT72V3663; and
1 to 8,188 for the IDT72V3673. After all the offset registers are programmed
from Port A, the FIFO begins normal operation.
INTERSPERSED PARITY
to Table 1 for the set-up configuration of Interspersed Parity. The Interspersed
Parity function allows the user to select the location of the parity bits in the word
loaded into the parallel port (A0-An) during programming of the flag offset
values. If Interspersed Parity is selected then during parallel programming of
IDT72V3653/72V3663/72V3673 3.3V CMOS SyncFIFO
BUS-MATCHING 2,048 x 36, 4,096 x 36, and 8,192 x 36
Interspersed Parity is selected during a Master Reset of the FIFO. Refer
FS2
To load a FIFO’s Almost-Empty flag and Almost-Full flag Offset registers
To program the X and Y registers from Port A, perform a Reset with FS2
arity or Non-Interspersed Parity. Refer to Table 1 for Flag Programming
After this reset is complete, the first two writes to the FIFO do not store data
H
H
H
H
L
L
L
L
FS1/SEN
H
H
H
H
L
L
L
L
FS0/SD
H
H
H
H
L
L
L
L
RS1
↑
↑
↑
↑
↑
↑
↑
↑
TM
WITH
11
the flag offset values, the device will ignore data line A8. If Non-Interspersed
Parity is selected then data line A8 will become a valid bit. If Interspersed Parity
is selected serial programming of the offset values is not permitted, only parallel
programming can be done.
— SERIAL LOAD
FS0/SD LOW and FS1/SEN HIGH during the LOW-to-HIGH transition of RS1.
After this reset is complete, the X and Y register values are loaded bit-wise
through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the
FS1/SEN input is LOW. There are 22-, 24- or 26-bit writes needed to complete
the programming for the IDT72V3653, IDT72V3663 or the IDT72V3673,
respectively. The two registers are written in the order Y, X. Each register value
can be programmed from 1 to 2,044 (IDT72V3653), 1 to 4,092 (IDT72V3663)
or 1 to 8,188 (IDT72V3673).
Input Ready (FF/IR) flag remains LOW until all register bits are written. FF/
IR is set HIGH by the LOW-to-HIGH transition of CLKA after the last bit is loaded
to allow normal FIFO operation.
Empty Flag Offset Values after Reset (IDT Standard and FWFT Modes).
FIFO WRITE/READ OPERATION
(CSA) and Port A Write/Read select (W/RA). The A0-A35 lines are in the High-
impedance state when either CSA or W/RA is HIGH. The A0-A35 lines are
active outputs when both CSA and W/RA are LOW.
transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is
LOW, and FF/IR is HIGH (see Table 2). FIFO writes on Port A are independent
of any concurrent reads on Port B.
that the Port B Write/Read select (W/RB) is the inverse of the Port A Write/Read
select (W/RA). The state of the Port B data (B0-B35) lines is controlled by the
Port B Chip Select (CSB) and Port B Write/Read select (W/RB). The B0-B35
lines are in the high-impedance state when either CSB is HIGH or W/RB is
LOW. The B0-B35 lines are active outputs when CSB is LOW and W/RB is
HIGH.
transition of CLKB when CSB is LOW, W/RB is HIGH, ENB is HIGH, MBB is
To program the X and Y registers serially, initiate a Reset with FS2 LOW,
When the option to program the offset registers serially is chosen, the Full/
See Figure 6, Serial Programming of the Almost-Full Flag and Almost-
The state of the Port A data (A0-A35) lines is controlled by Port A Chip Select
Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH
The Port B control signals are identical to those of Port A with the exception
Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH
Parallel programming via Port A
X AND Y REGlSTERS
Serial programming via SD
IP Mode
1,024
256
64
16
8
(3,4)
COMMERCIAL TEMPERATURE RANGE
(1)
(2,4)