LM3S3739 Luminary Micro, Inc, LM3S3739 Datasheet - Page 494

no-image

LM3S3739

Manufacturer Part Number
LM3S3739
Description
Lm3s3739 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S3739
Manufacturer:
DSP
Quantity:
586
Part Number:
LM3S3739-IQC50
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
TI
Quantity:
101
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S3739-IQC50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
Univeral Serial Bus (USB) Controller
17
17.1
494
Univeral Serial Bus (USB) Controller
The Stellaris
device in point-to-point or multipoint (hub) communications with USB functions. The controller
complies with the USB 2.0 standard, which includes suspend and resume signaling. Three
configurable endpoints (1-3) with a dynamic sizable FIFO support multiple packet queueing. DMA
access to the FIFO allows minimal interference from system software. The controller has the capability
to access an external power regulator through a power enable pad output (USB0EPEN) and power
fault detect pad input (USB0PFLT).
The Stellaris
Block Diagram
Figure 17-1. USB Module Block Diagram
Standards-based
USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
USB Host mode
Integrated PHY
4 transfer types: control, interrupt, bulk, and isochronous
1 dedicated bi-directional control endpoint
3 receive and 3 transmit configurable endpoints
4 KB dedicated endpoint memory
USB Data Lines
Direct Memory Access
One endpoint may be defined for double-buffered 1023-byte isochronous packet size
D+ and D-
®
®
USB controller operates as a function controller for a full-speed or low-speed host or
USB module has the following features:
USB PHY
USB FS/LS
PHY
Synchronization
Data Sync
Timers
UTM
Preliminary
Encode/Decode
CRC Gen/Check
Packet Decode
Packet Encode
Endpoints
Combine
EP0 – 3
Control
Packet
Endpoint Control
Transaction
Buff
Buff
Scheduler
Rx
Cycle Control
Tx
Transmit
Receive
FIFO RAM
Controller
Host
Buff
Buff
Rx
Tx
CPU Interface
Common
EP Reg.
Decoder
Interrupt
Decoder
June 02, 2008
Regs
Control
Control
Cycle
FIFO
DMA
Requests
Interrupts
AHB bus –
Slave mode

Related parts for LM3S3739