IDT72V2101L10PF IDT, Integrated Device Technology Inc, IDT72V2101L10PF Datasheet
IDT72V2101L10PF
Specifications of IDT72V2101L10PF
Available stocks
Related parts for IDT72V2101L10PF
IDT72V2101L10PF Summary of contents
Page 1
FEATURES: • • • • • Choose among the following memory organizations: ⎯ ⎯ ⎯ ⎯ ⎯ IDT72V2101 262,144 x 9 ⎯ ⎯ ⎯ ⎯ ⎯ IDT72V2111 524,288 x 9 • Pin-compatible with the IDT72V261/72V271 and the IDT72V281/ 72V291 SuperSync ...
Page 2
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 DESCRIPTION (CONTINUED) The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on ...
Page 3
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 PAE and PAF can be programmed independently to switch at any point in memory. (See Table I and Table II.) Programmable offsets determine the flag switching ...
Page 4
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 PIN DESCRIPTION Symbol Name D –D Data Inputs 0 8 MRS Master Reset PRS Partial Reset RT Retransmit FWFT/SI First Word Fall Through/Serial In WCLK Write ...
Page 5
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 ABSOLUTE MAXIMUM RATINGS Symbol Rating (2) V Terminal Voltage TERM with respect to GND T Storage STG Temperature I DC Output Current OUT NOTES: 1. Stresses ...
Page 6
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 ELECTRICAL CHARACTERISTICS (Commercial 3.3V ± 0.15V 0°C to +70°C; Industrial Symbol Parameter f Clock Cycle Frequency S t ...
Page 7
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 FUNCTIONAL DESCRIPTION TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE The IDT72V2101/72V2111 support two different timing modes of operation: IDT Standard mode or ...
Page 8
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 PROGRAMMING FLAG OFFSETS Full and Empty Flag offset values are user programmable. The IDT72V2101/ 72V2111 has internal registers for these offsets. Default settings are stated in ...
Page 9
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 IDT72V2101 (262,144 x 9⎯BIT EMPTY OFFSET (LSB) REGISTER DEFAULT VALUE 7FH LOW at Master Reset FFH HIGH at ...
Page 10
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 WEN REN NOTES: 1. ...
Page 11
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 SERIAL PROGRAMMING MODE If Serial Programming mode has been selected, as described above, then programming of PAE and PAF values can be achieved by using a ...
Page 12
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 When EF goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, ...
Page 13
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 SIGNAL DESCRIPTION INPUTS: DATA Data inputs for 9-bit wide data. CONTROLS: MASTER RESET (MRS) A Master Reset is accomplished ...
Page 14
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 When WEN is HIGH, no new data is written in the RAM array on each WCLK cycle. To prevent data overflow in the IDT Standard mode, ...
Page 15
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 EF/OR is synchronous and updated on the rising edge of RCLK. In IDT Standard mode double register-buffered output. In FWFT mode ...
Page 16
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 MRS REN WEN t FWFT FWFT/ SEN EF/OR FF/IR PAE PAF RSS t RSS t ...
Page 17
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 PRS REN WEN RT SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS t RSS t ...
Page 18
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t t ENS ENH REN ...
Page 19
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 COMMERCIAL AND INDUSTRIAL 19 TEMPERATURE RANGES ...
Page 20
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 COMMERCIAL AND INDUSTRIAL 20 TEMPERATURE RANGES ...
Page 21
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 RCLK t t ENS ENH t RTS REN WCLK t RTS WEN t ENS RT EF PAE ...
Page 22
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 RCLK t t ENH ENS t RTS REN WCLK t RTS WEN t ENS RT OR PAE HF PAF ...
Page 23
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 CLK t t CLKH CLKL WCLK t LDS t LDH ENS ENH WEN ...
Page 24
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 CLKH CLKL WCLK t t ENH ENS WEN (2) n words in FIFO , PAE (3) n+1 words in FIFO (4) t SKEW2 1 ...
Page 25
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS SUPERSYNC FIFO TM 262,144 x 9, 524,288 x 9 OPTIONAL CONFIGURATIONS WIDTH EXPANSION CONFIGURATION Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from ...
Page 26
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS TM SUPERSYNC FIFO 262,144 x 9, 524,288 x 9 FWFT/SI FWFT/SI WRITE CLOCK WCLK WRITE ENABLE WEN IDT INPUT READY IR 72V2101 72V2111 n DATA IN Dn Figure 20. Block Diagram of 524,288 x 9 ...
Page 27
ORDERING INFORMATION XXXXX X XX Device Type Power Speed NOTE: 1. Industrial temperature range product for the 15ns is available as a standard device. DATASHEET DOCUMENT HISTORY 9/14/2000 pgs. 5. 12/18/2000 pgs and 27. 03/27/2001 pgs. 6 and ...