IDT72V2101L10PF IDT, Integrated Device Technology Inc, IDT72V2101L10PF Datasheet - Page 8

• Manufacturer Part Number: IDT72V2101L10PF
• Description: IC FIFO SS 131X18 10NS 64QFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: 72Vr

Specifications of IDT72V2101L10PF

• Function: Synchronous
• Memory Size: 2.3K (131 x 18)
• Data Rate: 100MHz
• Access Time: 10ns
• Voltage - Supply: 3.15 V ~ 3.45 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 64-TQFP, 64-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 72V2101L10PF

PROGRAMMING FLAG OFFSETS
72V2111 has internal registers for these offsets. Default settings are stated in the
footnotes of Table 1 and Table 2. Offset values can be programmed into the FIFO
in one of two ways; serial or parallel loading method. The selection of the loading
method is done using the LD (Load) pin. During Master Reset, the state of the
LD input determines whether serial or parallel flag offset programming is
enabled. A HIGH on LD during Master Reset selects serial loading of offset
values and in addition, sets a default PAE offset value of 3FFH (a threshold 1,023
words from the empty boundary), and a default PAF offset value of 3FFH (a
threshold 1,023 words from the full boundary). A LOW on LD during Master
Reset selects parallel loading of offset values, and in addition, sets a default PAE
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
TABLE II ⎯ STATUS FLAGS FOR FWFT MODE
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFO
TABLE I ⎯ STATUS FLAGS FOR IDT STANDARD MODE
Full and Empty Flag offset values are user programmable. The IDT72V2101/
Number of
Words in
FIFO
Number of
Words in
FIFO
TM
262,144 x 9, 524,288 x 9
131,074 to (262,145-(m+1))
(262,144-m)
131,073 to (262,144-(m+1))
(262,145-m)
(n+2) to 131,073
(n+1) to 131,072
IDT72V2101
IDT72V2101
1 to n
262,145
262,144
1 to n+1
0
(2)
0
to 262,144
to 262,143
(1)
(1)
(2)
262,146 to (524,289-(m+1))
(524,288-m)
262,145 to (524,288-(m+1))
(524,289-m)
8
offset value of 07FH (a threshold 127 words from the empty boundary), and
a default PAF offset value of 07FH (a threshold 127 words from the full
boundary). See Figure 3, Offset Register Location and Default Values.
current offset values. It is only possible to read offset values via parallel read.
rizes the control pins and sequence for both serial and parallel programming
modes. For a more detailed description, see discussion that follows.
after Master Reset, regardless of whether serial or parallel programming
has been selected.
(n+2) to 262,145
(n+1) to 262,144
In addition to loading offset values into the FIFO, it also possible to read the
Figure 4, Programmable Flag Offset Programming Sequence, summa-
The offset registers may be programmed (and reprogrammed) any time
IDT72V2111
IDT72V2111
1 to n+1
524,289
1 to n
524,288
0
0
(2)
to 524,288
(1)
to 524,287
(1)
(2)
FF
IR
H
H
H
H
H
L
L
L
L
L
H
L
COMMERCIAL AND INDUSTRIAL
PAF HF PAE OR
PAF HF
H
H
H
H
H
H
H
H
L
L
L
L
TEMPERATURE RANGES
H
H
H
L
L
L
H
H
H
L
L
L
PAE EF
H
H
H
H
L
L
H
H
H
H
L
L
4669 drw 05
H
H
H
H
H
H
L
L
L
L
L
L