RM5261-200-QI PMC-Sierra Inc, RM5261-200-QI Datasheet - Page 14

no-image

RM5261-200-QI

Manufacturer Part Number
RM5261-200-QI
Description
RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released
Manufacturer
PMC-Sierra Inc
Datasheet
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002241, Issue 1
unit and a pipelined multiply/add unit. Overlap of the divide/square root and multiply/add
operations is supported.
The RM5261 maintains fully precise floating-point exceptions while allowing both overlapped
and pipelined operations. Precise exceptions are extremely important in object-oriented
programming environments and highly desirable for debugging in any environment.
Floating-point operations include:
Table 2 gives the latencies of the floating-point instructions in internal processor cycles.
Table 2 Floating-Point Instruction Cycles
Operation
fadd
fsub
fmult
fmadd
fmsub
fdiv
fsqrt
frecip
frsqrt
fcvt.s.d
fcvt.s.w
fcvt.s.l
fcvt.d.s
fcvt.d.w
fcvt.d.l
fcvt.w.s
fcvt.w.d
fcvt.l.s
add
subtract
multiply
divide
square root
reciprocal
reciprocal square root
conditional moves
conversion between fixed-point and floating-point format
conversion between floating-point formats
floating-point compare.
Latency
4
4
4/5
4/5
4/5
21/36
21/36
4
6
6
4
4
4
4
4
4
21/36
38/68
RM5261™ Microprocessor with 64-Bit System Bus Data Sheet
Repeat Rate
1
1
1/2
1/2
1/2
19/34
19/34
19/34
36/66
1
3
3
1
1
1
1
1
1
Released
14

Related parts for RM5261-200-QI