pcf8534 NXP Semiconductors, pcf8534 Datasheet - Page 24

• Manufacturer Part Number: pcf8534
• Description: Universal Driver Multiplex Rates
• Manufacturer: NXP Semiconductors

NXP Semiconductors
PCF8534_0
Preliminary datasheet
7.10 Display controller
7.11 Cascaded operation
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
[1]
The display controller executes the commands identified by the command decoder. It
contains the status registers of the PCF8534 and co-ordinates their effects.
The controller is also responsible for loading display data into the display RAM as required
by the filling order.
In large display configurations, up to 16 PCF8534’s can be distinguished on the same
I
I
share the backplane signals from one of the devices in the cascade. Such an
arrangement is cost-effective in large LCD applications since the backplane outputs of
Description
7 bit ordinary value of 0 to 59
Description
3 bit binary value of 0 to 7
Static
RAM bit 0
RAM bit 2
Static
RAM bit 0
RAM bit 2
Blink frequency
off
2 Hz
1 Hz
1.5 Hz
Blink mode
normal blinking
alteration blinking
2
2
C-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable
C-bus slave address (SA0). When cascaded PCF8534’s are synchronized they can
Normal blinking is assumed when the multiplex rates 1:3 or 1:4 are selected.
Load data pointer option 1
Device selected option 1
Blank select option 1 (input)
Blank select option 2 (output)
Blink option 1
Blink option 2
Rev. 00.05 — 20 February 2007
1:2 MUX
RAM bits 0 and 1
RAM bits 2 and 3
1:2 MUX
RAM bits 0 and 1
RAM bits 2 and 3
Bits
BF1
0
0
1
1
Bits
P6
Bit A
0
1
Universal LCD driver for low multiplex rates
P5
P4
Bits
A2
Bit I
0
1
Bit O
0
1
BF0
0
1
0
1
P3
P2
A1
PCF8534
© NXP B.V. 2007. All rights reserved.
P1
A0
24 of 40
P0
[1]