uda1324ts NXP Semiconductors, uda1324ts Datasheet - Page 7

• Manufacturer Part Number: uda1324ts
• Description: Ultra Low-voltage Stereo Filter Dac
• Manufacturer: NXP Semiconductors

Philips Semiconductors
L3 INTERFACE
The following system and digital sound processing
features can be controlled in the L3 mode of the
UDA1324TS:
The exchange of data and control information between the
microcontroller and the UDA1324TS is accomplished
through a serial interface comprising the following signals:
Information transfer through the microcontroller bus is
organized in accordance with the L3 interface format, in
which two different modes of operation can be
distinguished: address mode and data transfer mode.
Address mode
The address mode (see Fig.4) is required to select a
device communicating via the L3 interface and to define
the destination registers for the data transfer mode.
Data bits 7 to 2 represent a 6-bit device address where
bit 7 is the MSB. The address of the UDA1324TS is
000101 (bit 7 to bit 2). If the UDA1324TS receives a
different address, it will deselect its microcontroller
interface logic.
Data transfer mode
The selected address remains active during subsequent
data transfers until the UDA1324TS receives a new
address command.
2001 Mar 27
System clock frequency
Data input format
De-emphasis for 32, 44.1 and 48 kHz
Volume
Soft mute.
L3DATA
L3MODE
L3CLOCK.
Ultra low-voltage stereo filter DAC
7
The fundamental timing of data transfers (see Fig.5) is
essentially the same as the address mode. The maximum
input clock frequency and data rate is 64f
Data transfer can only be in one direction, consisting of
input to the UDA1324TS to program sound processing and
other functional features. All data transfers are by 8-bit
bytes. Data will be stored in the UDA1324TS after
reception of a complete byte.
A multi-byte transfer is illustrated in Fig.6.
Registers
The sound processing and other feature values are stored
in independent registers. The first selection of the registers
is achieved by the choice of data type that is transferred.
This is performed in the address mode using bit 1 and bit 0
(see Table 5).
Table 5 Selection of data transfer
The second selection is performed by the 2 MSBs of the
data byte (bit 7 and bit 6). The other bits in the data byte
(bit 5 to bit 0) represent the value that is placed in the
selected registers.
The ‘status’ settings are given in Table 6 and the ‘data’
settings are given in Table 7.
BIT 1
0
0
1
1
BIT 0
0
1
0
1
data (volume, de-emphasis, mute)
not used
status (system clock frequency,
data input format)
not used
TRANSFER
UDA1324TS
Product specification
s
.