ep1s25 Altera Corporation, ep1s25 Datasheet - Page 153
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
ep1s25
Manufacturer Part Number
ep1s25
Description
Stratix Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet
1.EP1S25.pdf
(276 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ep1s25B672C6N
Manufacturer:
AD
Quantity:
1 001
Company:
Part Number:
ep1s25B672C6N
Manufacturer:
ALTERA
Quantity:
210
Company:
Part Number:
ep1s25B672C7
Manufacturer:
ALTERA
Quantity:
852
Figure 2–75. Fast PLL & Channel Layout in the EP1S30 to EP1S80 Devices
Notes to
(1)
(2)
(3)
Altera Corporation
July 2005
Wire-bond packages support up to 624 Mbps.
See
There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of
its bank quadrant, those clocked channels support up to 840 Mbps for “high” speed channels and 462 Mbps for
“low” speed channels as labeled in the device pin-outs at www.altera.com.
FPLL7CLK
Transmitter
Transmitter
Transmitter
Transmitter
FPLL8CLK
Table 2–38
Figure
Receiver
Receiver
Receiver
Receiver
CLKIN
CLKIN
2–75:
through
PLL 7
PLL 1
PLL 2
PLL 8
Fast
Fast
Fast
Fast
2–41
for the number of channels each device supports.
(3)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Up to 20 Receiver and
Up to 20 Receiver and
Up to 20 Receiver and
Up to 20 Receiver and
20 Transmitter
20 Transmitter
20 Transmitter
20 Transmitter
(3)
Stratix Device Handbook, Volume 1
Note (1)
PLL 10
PLL 4
PLL 3
PLL 9
Fast
Fast
Fast
Fast
Stratix Architecture
FPLL10CLK
Transmitter
Receiver
Transmitter
Receiver
CLKIN
CLKIN
Transmitter
Receiver
Transmitter
Receiver
FPLL9CLK
2–139