ep1s25 Altera Corporation, ep1s25 Datasheet - Page 85
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
ep1s25
Manufacturer Part Number
ep1s25
Description
Stratix Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet
1.EP1S25.pdf
(276 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ep1s25B672C6N
Manufacturer:
AD
Quantity:
1 001
Company:
Part Number:
ep1s25B672C6N
Manufacturer:
ALTERA
Quantity:
210
Company:
Part Number:
ep1s25B672C7
Manufacturer:
ALTERA
Quantity:
852
Altera Corporation
July 2005
The DSP block is divided into eight block units that interface with eight
LAB rows on the left and right. Each block unit can be considered half of
an 18 × 18-bit multiplier sub-block with 18 inputs and 18 outputs. A local
interconnect region is associated with each DSP block. Like an LAB, this
interconnect region can be fed with 10 direct link interconnects from the
LAB to the left or right of the DSP block in the same row. All row and
column routing resources can access the DSP block’s local interconnect
region. The outputs also work similarly to LAB outputs as well. Nine
outputs from the DSP block can drive to the left LAB through direct link
interconnects and nine can drive to the right LAB though direct link
interconnects. All 18 outputs can drive to all types of row and column
routing. Outputs can drive right- or left-column routing.
and
Figure 2–40. DSP Block Interconnect Interface
2–41
Interconnect
show the DSP block interfaces to LAB rows.
MultiTrack
B1[17..0]
A2[17..0]
B2[17..0]
A3[17..0]
B3[17..0]
A4[17..0]
B4[17..0]
A1[17..0]
DSP Block
OG[17..0]
OB[17..0]
OC[17..0]
OD[17..0]
OE[17..0]
OH[17..0]
OA[17..0]
OF[17..0]
Stratix Device Handbook, Volume 1
Stratix Architecture
MultiTrack
Interconnect
Figures 2–40
2–71