xc3s1400an Xilinx Corp., xc3s1400an Datasheet - Page 12
xc3s1400an
Manufacturer Part Number
xc3s1400an
Description
Spartan-3an Fpga Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet
1.XC3S1400AN.pdf
(108 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
WINBOND
Quantity:
237
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
Quantity:
996
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Company:
Part Number:
xc3s1400an-4FGG484C
Manufacturer:
FREESCALE
Quantity:
902
Company:
Part Number:
xc3s1400an-4FGG484I
Manufacturer:
XILINX
Quantity:
890
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
DC and Switching Characteristics
Power Supply Specifications
Table 5: Supply Voltage Thresholds for Power-On Reset
Table 6: Supply Voltage Ramp Rate
Table 7: Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM
Data
12
Notes:
1.
2.
Notes:
1.
2.
When configuring from the In-System Flash, V
reaches at least 3.0V before INIT_B goes High to indicate the start of configuration. V
be applied in any order if this requirement is met. However, an external configuration source might have specific requirements. Check the
data sheet for the attached configuration source. Apply V
Spartan-3 Generation FPGAs” in
To ensure successful power-on, V
no dips at any point.
When configuring from the In-System Flash, V
reaches at least 3.0V before INIT_B goes High to indicate the start of configuration. V
be applied in any order if this requirement is met. However, an external configuration source might have specific requirements. Check the
data sheet for the attached configuration source. Apply V
Spartan-3 Generation FPGAs” in
To ensure successful power-on, V
no dips at any point.
Symbol
V
V
DRAUX
V
DRINT
V
V
Symbol
V
Symbol
V
V
CCAUXT
CCAUXR
CCINTR
CCINTT
CCO2T
CCO2R
V
V
CCINT
CCAUX
Threshold for the V
Threshold for the V
Threshold for the V
Ramp rate from GND to valid V
Ramp rate from GND to valid V
Ramp rate from GND to valid V
level required to retain CMOS Configuration Latch (CCL) and RAM data
level required to retain CMOS Configuration Latch (CCL) and RAM data
CCINT
CCINT
UG331
UG331
, V
, V
for more information).
CCO
for more information).
CCO
CCINT
CCAUX
CCO
Bank 2, and V
Bank 2, and V
CCAUX
CCAUX
Bank 2 supply
Description
Description
supply
supply
must be in the recommended operating range; on power-up make sure V
must be in the recommended operating range; on power-up make sure V
CCINT
CCAUX
CCO
Description
CCINT
CCINT
www.xilinx.com
Bank 2 supply level
CCAUX
CCAUX
supply level
supply level
last for lowest overall power consumption (see the chapter called “Powering
last for lowest overall power consumption (see the chapter called “Powering
supplies must rise through their respective threshold-voltage ranges with
supplies must rise through their respective threshold-voltage ranges with
CCINT
CCINT
, V
, V
CCAUX
CCAUX
Min
Min
0.4
1.0
1.0
0.2
0.2
0.2
, and V
, and V
CCO
CCO
DS557-3 (v3.1) June 2, 2008
Max
Max
100
100
100
supplies to the FPGA can
supplies to the FPGA can
1.0
2.0
2.0
Product Specification
Min
1.0
2.0
CCAUX
CCAUX
Units
Units
Units
ms
ms
ms
V
V
V
V
V
R