xc3s1400an Xilinx Corp., xc3s1400an Datasheet - Page 54
![no-image](/images/no-image-200.jpg)
xc3s1400an
Manufacturer Part Number
xc3s1400an
Description
Spartan-3an Fpga Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet
1.XC3S1400AN.pdf
(108 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
WINBOND
Quantity:
237
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
XILINX
Quantity:
996
Company:
Part Number:
xc3s1400an-4FG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Company:
Part Number:
xc3s1400an-4FGG484C
Manufacturer:
FREESCALE
Quantity:
902
Company:
Part Number:
xc3s1400an-4FGG484I
Manufacturer:
XILINX
Quantity:
890
Part Number:
xc3s1400an-4FGG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
DC and Switching Characteristics
Suspend Mode Timing
Table 47: Suspend Mode Timing Parameters
54
Entering Suspend Mode
Notes:
1.
2.
T
T
T
T
T
Exiting Suspend Mode
T
T
T
T
T
T
AWAKE_GWE1
AWAKE_GWE512
AWAKE_GTS1
AWAKE_GTS512
SUSPENDHIGH_AWAKE
SUSPENDFILTER
SUSPEND_GWE
SUSPEND_GTS
SUSPEND_DISABLE
SUSPENDLOW_AWAKE
SUSPEND_ENABLE
These parameters based on characterization.
For information on using the Spartan-3AN Suspend feature, see XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs.
Flip-Flops, Block RAM,
Symbol
SUSPEND Input
AWAKE Output
Distributed RAM
FPGA Outputs
FPGA Inputs,
Interconnect
Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter
(suspend_filter:No)
Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled
(suspend_filter:Yes)
Rising edge of SUSPEND pin until FPGA output pins drive their defined
SUSPEND constraint behavior
Rising edge of SUSPEND pin to write-protect lock on all writable clocked
elements
Rising edge of the SUSPEND pin to FPGA input pins and interconnect
disabled
Falling edge of the SUSPEND pin to rising edge of the AWAKE pin
Does not include DCM lock time
Falling edge of the SUSPEND pin to FPGA input pins and interconnect
re-enabled
Rising edge of the AWAKE pin until write-protect lock released on all writable
clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:1
Rising edge of the AWAKE pin until write-protect lock released on all writable
clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:512
Rising edge of the AWAKE pin until outputs return to the behavior described
in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:1
Rising edge of the AWAKE pin until outputs return to the behavior described
in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:512
Entering Suspend Mode
Figure 11: Suspend Mode Timing
t
SUSPEND_GWE
t
SUSPENDHIGH_AWAKE
t
SUSPEND_GTS
Description
www.xilinx.com
Defined by SUSPEND constraint
t
SUSPEND_DISABLE
Exiting Suspend Mode
Blocked
Write Protected
t
SUSPEND_ENABLE
t
sw_gts_cycle
SUSPENDLOW_AWAKE
sw_gwe_cycle
+160
Min
–
–
–
–
–
–
–
–
–
–
DS557-3 (v3.1) June 2, 2008
t
AWAKE_GTS
4 to 108
Product Specification
3.7 to
+300
Typ
340
109
10
<5
67
14
57
14
7
t
DS610-3_08_061207
AWAKE_GWE
+600
Max Units
–
–
–
–
–
–
–
–
–
–
ns
ns
ns
ns
ns
μs
μs
ns
μs
ns
μs
R