mc68hc912d60c Freescale Semiconductor, Inc, mc68hc912d60c Datasheet - Page 298

no-image

mc68hc912d60c

Manufacturer Part Number
mc68hc912d60c
Description
Hc12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Freescale Interconnect Bus
SC0CR2 — MI Bus Control Register 2
Technical Data
298
RESET:
Bit 7
0
6
0
PT — MI Bus TxD0 polarity
Read or write anytime.
RIE — Receiver Interrupt Enable
TE — Transmitter Enable
RE — Receiver Enable
SBK — Send Break
If parity is enabled, this bit determines even or odd parity for both the
receiver and the transmitter.
OR does not generate an interrupt request in MI Bus mode.
When an MI Bus wire is held low for eight or more time slots an
internal circuit on any slave device connected to the bus may reset or
preset the device with default values.
0 = MI Bus transmit pin functions normally.
1 = MI Bus transmit pin will send inverted data.
0 = RDRF interrupt disabled.
1 = MI Bus interrupt will be requested whenever the RDRF status
0 = Transmitter disabled.
1 = MI Bus transmit logic is enabled and the TxD0 pin (Port S bit 1)
0 = Receiver disabled.
1 = Port pin dedicated to the MI Bus; the receiver is enabled by a
0 = No action.
1 = MI transmit line is set low for 20 time slots.
RIE
5
0
flag is set.
is dedicated to the transmitter.
pull sync and is inhibited during a push field.
Freescale Interconnect Bus
4
0
TE
3
0
RE
2
0
MC68HC912D60A — Rev. 3.1
1
0
Freescale Semiconductor
Bit 0
SBK
0
$00C3

Related parts for mc68hc912d60c