isp1583 NXP Semiconductors, isp1583 Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
isp1583
Manufacturer Part Number
isp1583
Description
Hi-speed Universal Serial Bus Peripheral Controller
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1583.pdf
(100 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
isp1583BS
Manufacturer:
IDT
Quantity:
1 200
Company:
Part Number:
isp1583BS
Manufacturer:
PHILPS
Quantity:
1 288
Part Number:
isp1583BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
isp1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Company:
Part Number:
isp1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
isp1583BSUM
Manufacturer:
STE
Quantity:
20 000
Company:
Part Number:
isp1583ET1TM
Manufacturer:
NXP11
Quantity:
5 000
NXP Semiconductors
Table 35.
ISP1583_6
Product data sheet
Bit
Symbol
Reset
Bus reset
Access
Control Function register: bit allocation
8.3.2 Control Function register (address: 28h)
7
-
-
-
Table 33.
Table 34.
The Control Function register performs the buffer management on endpoints. It consists
of 1 byte, and the bit configuration is given in
validate any enabled endpoint. Before accessing this register, the Endpoint Index register
must first be written to specify the target endpoint.
Bit
7 to 6
5
4 to 1
0
Buffer name
SETUP
Control OUT
Control IN
Data OUT
Data IN
reserved
6
-
-
-
Symbol
-
EP0SETUP
ENDPIDX[3:0] Endpoint Index: Selects the target endpoint for register access of
DIR
Endpoint Index register: bit description
Addressing of endpoint buffers
5
-
-
-
Rev. 06 — 20 August 2007
EP0SETUP
1
0
0
0
0
Description
reserved
Endpoint 0 Setup: Selects the SETUP buffer for endpoint 0.
0 — Data buffer
1 — SETUP buffer
Must be logic 0 for access to endpoints other than set-up token buffer.
buffer length, buffer status, control function, data port, endpoint type
and MaxPacketSize.
Direction Bit: Sets the target endpoint as IN or OUT.
0 — Target endpoint refers to OUT (RX) FIFO
1 — Target endpoint refers to IN (TX) FIFO
CLBUF
R/W
4
0
0
VENDP
R/W
3
0
0
ENDPIDX
00h
00h
00h
0Xh
0Xh
Table
Hi-Speed USB Peripheral Controller
35. Register bits can stall, clear or
DSEN
W
2
0
0
STATUS
DIR
0
0
1
0
1
R/W
1
0
0
© NXP B.V. 2007. All rights reserved.
ISP1583
STALL
R/W
40 of 100
0
0
0