isp1582 NXP Semiconductors, isp1582 Datasheet - Page 35

no-image

isp1582

Manufacturer Part Number
isp1582
Description
Hi-speed Universal Serial Bus Peripheral Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1582
Manufacturer:
ST
0
Part Number:
isp1582BE
Quantity:
1 782
Part Number:
isp1582BS
Manufacturer:
PHILPS
Quantity:
1 500
Part Number:
isp1582BS
Manufacturer:
PHI/PBF
Quantity:
894
Part Number:
isp1582BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1582BSUM
Manufacturer:
INTEL
Quantity:
828
NXP Semiconductors
Table 36.
Table 38.
ISP1582_6
Product data sheet
Bit
Symbol
Reset
Bus reset
Access
Bit
Symbol
Reset
Bus reset
Access
Bit
Symbol
Reset
Bus reset
Access
Buffer Status register: bit allocation
Endpoint MaxPacketSize register: bit allocation
8.3.6 Endpoint MaxPacketSize register (address: 04h)
R/W
15
7
7
0
0
-
-
-
-
-
-
Remark: For endpoint IN data transfer, firmware must ensure a 200 ns delay between
writing of the data packet and reading the Buffer Status register. For endpoint OUT data
transfer, firmware must also ensure a 200 ns delay between the reception of the endpoint
interrupt and reading the Buffer Status register. For more information, refer to
“ISP1581/2/3 Frequently Asked Questions
Table 36
Table 37.
This register determines the maximum packet size for all endpoints, except control 0. The
register contains 2 bytes, and the bit allocation is given in
Each time the register is written, the Buffer Length register of the corresponding endpoint
is re-initialized to the FFOSZ field value. Bits NTRANS control the number of transactions
allowed in a single microframe (for high-speed isochronous and interrupt endpoints only).
Bit
7 to 2
1 to 0
reserved
R/W
14
6
6
0
0
-
-
-
-
-
-
shows the bit allocation of the Buffer Status register.
Symbol
-
BUF[1:0]
Buffer Status register: bit description
R/W
13
5
5
0
0
-
-
-
-
-
-
Rev. 06 — 20 September 2007
Description
reserved
Buffer:
00 — The buffers are not filled.
01 — One of the buffers is filled.
10 — One of the buffers is filled.
11 — Both the buffers are filled.
reserved
R/W
R/W
12
4
0
0
4
0
0
-
-
-
NTRANS[1:0]
FFOSZ[7:0]
(AN10046)”.
R/W
R/W
11
3
0
0
3
0
0
-
-
-
Hi-Speed USB Peripheral Controller
R/W
R/W
10
2
0
0
2
0
0
-
-
-
Table
38.
FFOSZ[10:8]
BUF1
R/W
R/W
R
1
0
0
9
0
0
1
0
0
© NXP B.V. 2007. All rights reserved.
ISP1582
Ref. 3
BUF0
R/W
R/W
R
0
0
0
8
0
0
0
0
0
35 of 69

Related parts for isp1582