lan9313 Standard Microsystems Corp., lan9313 Datasheet - Page 240

no-image

lan9313

Manufacturer Part Number
lan9313
Description
Lan9313/lan9313i Three Port 10/100 Managed Ethernet Switch With Mii
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9313-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9313-NZW
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan9313I-NZW
Manufacturer:
Standard
Quantity:
261
Part Number:
lan9313I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9313NZW
Manufacturer:
Standard
Quantity:
295
Revision 1.2 (04-08-08)
autoneg_strap_x
BITS
4:0
6
5
0
0
0
0
1
1
1
1
10BASE-T Full Duplex
This bit determines the advertised 10BASE-T full duplex capability.
0: 10BASE-T full duplex ability not advertised
1: 10BASE-T full duplex ability advertised
10BASE-T Half Duplex
This bit determines the advertised 10BASE-T half duplex capability.
0: 10BASE-T half duplex ability not advertised
1: 10BASE-T half duplex ability advertised
Selector Field
This field identifies the type of message being sent by Auto-Negotiation.
00001: IEEE 802.3
Note 13.55 The Pause and Asymmetric Pause bits are loaded into the PHY registers by the EEPROM
Note 13.56 The default value of this bit is determined by the Manual Flow Control Enable Strap
Note 13.57 The default value of this bit is determined by the logical OR of the Auto-Negotiation strap
Note 13.58 The default value of this bit is determined by the logical OR of the Auto-Negotiation strap
Table 13.8 10BASE-T Full Duplex Advertisement Default Value
speed_strap_x
Loader.
(manual_FC_strap_x). When the Manual Flow Control Enable Strap is 0, this bit defaults
to 1 (symmetric pause advertised). When the Manual Flow Control Enable Strap is 1, this
bit defaults to 0 (symmetric pause not advertised). Configuration strap values are latched
upon the de-assertion of a chip-level reset as described in
Straps," on page
configuration strap definitions.
(autoneg_strap_x) with the logical AND of the negated speed select strap (speed_strap_x)
and (duplex_strap_x).
strap values are latched upon the de-assertion of a chip-level reset as described in
4.2.4, "Configuration Straps," on page
on page 45
(autoneg_strap_x) and the negated speed strap (speed_strap_x).
default behavior of this bit. Configuration strap values are latched upon the de-assertion
of a chip-level reset as described in
Refer to
definitions.
0
0
1
1
0
0
1
1
Section 4.2.4, "Configuration Straps," on page 45
for configuration strap definitions.
DESCRIPTION
45. Refer to
duplex_strap_x
DATASHEET
Table 13.8
0
1
0
1
0
1
0
1
240
Section 4.2.4, "Configuration Straps," on page 45
defines the default behavior of this bit. Configuration
Section 4.2.4, "Configuration Straps," on page
45. Refer to
Default 10BASE-T Full Duplex (Bit 6) Value
Three Port 10/100 Managed Ethernet Switch with MII
Section 4.2.4, "Configuration Straps,"
Section 4.2.4, "Configuration
0
1
0
0
1
1
1
1
TYPE
for configuration strap
R/W
R/W
R/W
SMSC LAN9313/LAN9313i
Table 13.9
Note 13.57
Note 13.58
DEFAULT
Table 13.8
Table 13.9
00001b
defines the
Datasheet
Section
45.
for

Related parts for lan9313