lan9313 Standard Microsystems Corp., lan9313 Datasheet - Page 84

no-image

lan9313

Manufacturer Part Number
lan9313
Description
Lan9313/lan9313i Three Port 10/100 Managed Ethernet Switch With Mii
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9313-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9313-NZW
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan9313I-NZW
Manufacturer:
Standard
Quantity:
261
Part Number:
lan9313I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9313NZW
Manufacturer:
Standard
Quantity:
295
Chapter 7 Ethernet PHYs
Revision 1.2 (04-08-08)
7.1
7.1.1
PHY_ADDR_SEL_STRAP
The LAN9313/LAN9313i contains three PHYs: Port 1 PHY, Port 2 PHY and a Virtual PHY. The Port 1
& 2 PHYs are identical in functionality and each connect their corresponding Ethernet signal pins to
the switch fabric MAC of their respective port. These PHYs interface with their respective MAC via an
internal MII interface. The Virtual PHY provides the virtual functionality of a PHY and allows connection
of an external MAC to port 0 of the switch fabric as if it was connected to a single port PHY. All PHYs
comply with the IEEE 802.3 Physical Layer for Twisted Pair Ethernet and can be configured for full/half
duplex 100 Mbps (100BASE-TX) or 10Mbps (10BASE-T) Ethernet operation. All PHY registers follow
the IEEE 802.3 (clause 22.2.4) specified MII management register set and can be configured indirectly
via the external MII interface signals, or directly via the memory mapped Virtual PHY registers. In
addition, the Port 1 PHY and Port 2 PHY can be configured via the PHY Management Interface (PMI).
Refer to
registers.
The LAN9313/LAN9313i Ethernet PHYs are discussed in detail in the following sections:
PHY Addressing
Each individual PHY is assigned a unique default PHY address via the phy_addr_sel_strap
configuration strap as shown in
be changed via the
(PHY_SPECIAL_MODES_x). For proper operation, all LAN9313/LAN9313i PHY addresses must be
unique. No check is performed to assure each PHY is set to a different address. Configuration strap
values are latched upon the de-assertion of a chip-level reset as described in
"Configuration Straps," on page
Functional Overview
0
1
Section 7.2, "Port 1 & 2 PHYs," on page 85
Section 7.3, "Virtual PHY," on page 98
Section 13.2, "Ethernet PHY Control and Status Registers"
VIRTUAL PHY DEFAULT
Table 7.1 Default PHY Serial MII Addressing
ADDRESS VALUE
PHY Address (PHYADD)
0
1
Table
45.
DATASHEET
7.1. In addition, the Port 1 PHY and Port 2 PHY addresses can
84
PORT 1 PHY DEFAULT
field in the
ADDRESS VALUE
1
2
Three Port 10/100 Managed Ethernet Switch with MII
Port x PHY Special Modes Register
for details on the Ethernet PHY
PORT 2 PHY DEFAULT
SMSC LAN9313/LAN9313i
ADDRESS VALUE
Section 4.2.4,
2
3
Datasheet

Related parts for lan9313