aduc7030 Analog Devices, Inc., aduc7030 Datasheet - Page 33

• Manufacturer Part Number: aduc7030
• Description: Integrated Precision Battery Sensor For Automotive
• Manufacturer: Analog Devices, Inc.

Preliminary Technical Data
FEE0CON and FEE1CON Registers:
Name:
Address:
Default Value:
Access:
Function:
Table 17. Command Codes in FEE0CON and FEE1CON
Code
0x00
0x01*
0x02*
0x03*
0x04*
0x05*
0x06*
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
*
The FEExCON will always read 0x07 immediately after execution of any of these commands.
*
Single Write
Erase-Write
Mass erase
Reserved
Reserved
Reserved
Command
Reserved
Single Read
Single Verify
Single Erase
Reserved
Reserved
Signature
Protect
Ping
FEE0CON and FEE1CON
0xFFFF0E08 and 0xFFFF0E88
0x07
Read/Write Access
These 8-bit registers are written by user code to control the operating modes of the Flash/EE memory controllers for
Block0 (32 KB) and Block1 (64 KB).
Description (note x is 0 or 1 to designate Flash/EE Block 0 or 1)
Reserved, this command should not be written by user code
Load FEExDAT with the 16-bit data indexed by FEExADR
Write FEExDAT at the address pointed by FEExADR. This operation takes 50 Ps.
Erase the page indexed by FEExADR and write FEExDAT at the location pointed by FEExADR. This operation takes
20ms
Compare the contents of the location pointed by FEExADR to the data in FEExDAT. The result of the comparison
is returned in FEExSTA bit 1
Erase the page indexed by FEExADR
Erase Block0 (30kByte) or Block1 (64kByte) of user space. The 2 kByte Kernel is protected. This operation takes 1.2
s To prevent accidental execution, a command sequence is required to execute this instruction, this is described
below.
Default command.
Reserved, this command should not be written by user code.
Reserved, this command should not be written by user code.
Reserved, this command should not be written by user code.
FEE0CON:
This command will result in a 24-bit LFSR based signature been generated and loaded into FEE0SIG.
If FEE0ADR is less than 0x97800, this command will result in a 24-bit LFSR based signature of the user code space
from the page specified in FEE0ADR upwards, including the Kernel, security bits and Flash/EE key.
If FEE0ADR is greater than 0x97800, the Kernel and manufacturing data is signed. This operation takes 120us.
FEE1CON:
This command will result in a 24-bit LFSR based signature been generated, beginning at FEE1ADR and ending at
the end of the 63.5 k Block, and loaded into FEE1SIG. The last page of this block is not included in the Sign
generation.
This command can be run only once. The value of FEExPRO is saved and can be removed only with a mass erase
(0x06) or with the key
Reserved, this command should not be written by user code.
Reserved, this command should not be written by user code.
No operation, interrupt generated.
Rev. Pre | Page 33 of 150
ADuC7030/ADuC7033