sak-c868p-1rr Infineon Technologies Corporation, sak-c868p-1rr Datasheet - Page 219

• Manufacturer Part Number: sak-c868p-1rr
• Description: 8 - Bit Cmos Microcontroller
• Manufacturer: Infineon Technologies Corporation

Note that if an interrupt of a higher priority level goes active prior to S5P2 in the machine
cycle labeled C3 in
vectored to during C5 and C6 without any instruction for the lower priority routine to be
executed.
Thus, the processor acknowledges an interrupt request by executing a hardware-
generated LCALL to the appropriate servicing routine. In some cases it also clears the
flag that generated the interrupt, while in other cases it does not; then this has to be done
by the user's software. The hardware clears the external interrupt flags IE0 and IE1 only
if they were transition-activated. The hardware-generated LCALL pushes the contents of
the program counter onto the stack (but it does not save the PSW) and reloads the
program counter with an address that depends on the source of the interrupt being
vectored to, as shown in the following
Table 7-3
Interrupt Source
External Interrupt 0
Timer 0 Overflow
External Interrupt 1
Timer 1 Overflow
Serial Channel
Timer 2 Overflow
A/D Converter
External Interrupt 2
External Interrupt 3
CCU6 interrupt node 0
CCU6 interrupt node 1
CCU6 interrupt node 2
CCU6 interrupt node3
User’s Manual
Interrupt Source and Vectors
Figure 7-7
Interrupt Vector
Address(core
connections)
0003
000B
0013
001B
0023
002B
0033
003B
0043
004B
0053
005B
0063
006B
0083
008B
0093
009B
00A3
then, in accordance with the above rules, it will be
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Table
(EX14)
(EX16)
(EX0)
(EX1)
(ES)
(EX6)
(EX8)
(EX10)
(EX12)
(EX13)
(EX15)
(EX17)
(EX18)
(ET0)
(ET1)
(EX5)
(EX7)
(EX9)
(EX11)
7-35
7-3.
Interrupt Request Flags
IE0
TF0
IE1
TF1
RI / TI
TF2+EXF2
IADC
IEX2
IEX3
INP0
INP1
INP2
INP3
1)
1)
1)
1)
Interrupt System
V 1.0, 2003-01
C868