cbtl12131 NXP Semiconductors, cbtl12131 Datasheet - Page 8

• Manufacturer Part Number: cbtl12131
• Description: Cbtl12131 Displayport Multiplexer For Bidirectional Video In All-in-one Computer Systems
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 2.
CBTL12131
Product data sheet
Symbol
Port C terminals
ML_C_0P
ML_C_0N
ML_C_1P
ML_C_1N
ML_C_2P
ML_C_2N
ML_C_3P
ML_C_3N
AUX_C_P
AUX_C_N
HPD_C
Port D terminals
ML_D_0P
ML_D_0N
ML_D_1P
ML_D_1N
ML_D_2P
ML_D_2N
ML_D_3P
ML_D_3N
AUX_D_P
AUX_D_N
HPD_D
Supply and ground
VDD
GND
Pin description
K5
A5
B5,
Pin
K1
J1
K2
J2
K3
J3
K4
J4
H1
H2
A1
B1
A2
B2
A3
B3
A4
B4
C1
C2
E2,
E9,
J5
B6,
F2,
J6
Type
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
3.3 V LVTTL
single-ended output
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
differential port terminal
3.3 V LVTTL
single-ended input
power supply
ground
…continued
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 25 February 2011
Description
Four high-speed differential pairs for DisplayPort Main Link signals,
Port C. Designated as port facing the GPU for internal video. Port C
will be exclusively connected to Port D when PATH_SEL = LOW, and
will be high-impedance when PATH_SEL = HIGH.
High-speed differential pair for DisplayPort AUX signals, Port C.
3.3 V LVTTL HPD output for Port C. When PATH_SEL = LOW, this
output follows the state of HPD_D (from internal sink). When
PATH_SEL = HIGH, this output is always LOW.
Four high-speed differential pairs for DisplayPort Main Link signals,
Port D. Designated as port facing the internal eDP display module
connector. Port D will be exclusively connected to Port C when
PATH_SEL = LOW, and will be exclusively connected to Port B when
PATH_SEL = HIGH.
High-speed differential pair for DisplayPort AUX signals, Port D.
5 V tolerant HPD input for Port D, to be connected to the internal
sink.
3.3 V power supply pins.
Ground pins.
DisplayPort multiplexer for bidirectional video
CBTL12131
© NXP B.V. 2011. All rights reserved.
8 of 28