lpc2888fet180 NXP Semiconductors, lpc2888fet180 Datasheet - Page 16

• Manufacturer Part Number: lpc2888fet180
• Description: 16/32-bit Arm Microcontrollers; 8 Kb Cache, Up To 1 Mb Flash, Hi-speed Usb 2.0 Device, And Sdram Memory Interface
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC2880_LPC2888_2
Preliminary data sheet
6.4.1 Features
6.5.1 Features
6.5 External memory controller
Programming the flash in a running application is accomplished via a register interface on
the APB bus. The flash module can generate an interrupt request when burning or erasing
is completed.
The flash memory contains a buffer to allow for faster execution. Information is read from
the flash 128 bits at a time. The buffer holds this entire amount, which can represent four
32-bit ARM instructions. These captured instructions can them be executed without flash
read delays, improving system performance.
The LPC2880/2888 External Memory Controller (EMC) is a multi-port memory controller
that supports asynchronous static memory devices such as RAM, ROM and flash, as well
as dynamic memories such as Single Data Rate SDRAM. It complies with ARM’s AMBA.
Note: Synchronous static memory devices (synchronous burst mode) are not supported.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Flash access for processor execution and data read is via the AHB bus.
Flash programming in a running application is via an APB register interface.
Initial programming or reprogramming is can be accomplished from the USB port.
Dynamic memory interface support including Single Data Rate SDRAM.
Asynchronous static memory device support including RAM, ROM, and flash, with or
without asynchronous page mode.
Low transaction latency.
Read and write buffers to reduce latency and to improve performance.
8-bit and 16-bit static memory support.
16-bit SDRAM memory support.
Static memory features include:
– Asynchronous page mode read.
– Programmable wait states.
– Bus turnaround delay.
– Output enable, and write enable delays.
– Extended wait.
– 2 MB address range with three chip selects.
One chip select for synchronous memory and three chip selects for static memory
devices.
Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
Dynamic memory self-refresh mode controlled by software.
Controller supports 2 k, 4 k, and 8 k row address synchronous memory parts. That is
typically 512 MB, 256 MB, and 128 MB parts, with 4, 8, or 16 data lines per device.
Rev. 02 — 21 November 2006
16/32-bit ARM microcontrollers with external memory interface
LPC2880; LPC2888
© NXP B.V. 2006. All rights reserved.
16 of 33