lpc2888fet180 NXP Semiconductors, lpc2888fet180 Datasheet - Page 20

no-image

lpc2888fet180

Manufacturer Part Number
lpc2888fet180
Description
16/32-bit Arm Microcontrollers; 8 Kb Cache, Up To 1 Mb Flash, Hi-speed Usb 2.0 Device, And Sdram Memory Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2888FET180
Manufacturer:
FUJISU
Quantity:
101
Part Number:
lpc2888fet180/01
Manufacturer:
HYNIX
Quantity:
1 200
Part Number:
lpc2888fet180/D1
Manufacturer:
ON
Quantity:
4 600
NXP Semiconductors
LPC2880_LPC2888_2
Preliminary data sheet
6.13.1 Features
6.14.1 Features
6.15.1 Features
6.13 UART and IrDA
6.14 I
6.15 10-bit ADC
The LPC2880/2888 contains one UART with baud rate generator and IrDA support.
The LPC2880/2888 I
master Transmit mode, master Receive mode, slave Transmit mode and slave Receive
mode. The interface complies with the entire I
power off to the LPC2880/2888 without causing a problem with other devices on the same
I
The LPC2880/2888 contains a single 10-bit successive approximation ADC with five
multiplexed channels.
2
2
C-bus.
C-bus interface
GPDMA channels can be programmed to swap data between big- and little-endian
formats during a transfer.
An interrupt to the processor can be generated on DMA completion, when a DMA
channel is halfway to completion, or when a DMA error has occurred.
32-Byte Receive and Transmit FIFOs.
Register locations conform to the 16C650 industry standard.
Receiver FIFO trigger points at 1 B, 16 B, 24 B, and 28 B.
Built-in baud rate generator.
CGU generates UART clock including fractional divider capability.
Auto baud capability.
Optional hardware flow control.
IrDA mode for infrared communication.
Standard I
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus.
Programmable clock allows adjustment of I
Bidirectional data transfer between masters and slaves.
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus.
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
Supports normal (100 kHz) and fast (400 kHz) operation.
10-bit successive approximation ADC.
2
C-bus interface, configurable as Master, Slave, or Master/Slave.
2
Rev. 02 — 21 November 2006
C-bus interface is byte oriented and has four operating modes:
16/32-bit ARM microcontrollers with external memory interface
2
C-bus specification , and allows turning
2
C-bus transfer rates.
LPC2880; LPC2888
© NXP B.V. 2006. All rights reserved.
20 of 33

Related parts for lpc2888fet180